PTO/SB/21 (08-00) Approved for use through 10/31/2002. OMB 0651-9031 least type a plus sign (+) inside this box U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. 09/234,427 **Application Number** TRANSMITTAL **Filing Date** January 20, 1999 **FORM** First Named Inventor Amos Intrater et al. (to be used for all correspondence after initial filing) 2183 **Group Art Unit Examiner Name** D. Pan Total Number of Pages in This Submission Attorney Docket Number 100-14299 (P01469-R1) ENCLOSURES (check all that apply) After Allowance Communication to Group Assignment Papers Fee Transmittal Form (in duplicate) (for an Application) Appeal Communication to Board of Fee Attached (check for \$130) ☐ Drawing(s) Appeals and Interferences Appeal Communication to Group (Appeal Amendment/Response Licensing-related Papers Notice, Brief, Reply Brief) Petition Routing Slip (PTO/SB/69) After Final (Response) Proprietary Information and Accompanying Petition Petition to Convert to a Affidavits/declaration(s) ☐ Status Inquiry **Provisional Application** Power of Attorney, Revocation Other Enclosure(s) Extension of Time Request Change of Correspondence Address (please identify below): Return Receipt Postcard Terminal Disclaimer **Certificate of Mailing** Express Abandonment Request Request for Refund Petition Requesting Waiver of the Signature Requirement of the Non-Information Disclosure Statement Signing Inventor in a Reissue Application, and Submission of the Supplemental Declarations of the Remaining Inventors (with Exhibits A-E) CD, Number of CD(s) Declaration of Mark C. Pickering (with Exhibits 1-2) Declaration of Robin L. King (with Exhibits 1-13) Please charge any necessary fees or credit overpayment to ☐ Certified Copy of Priority Document(s) Deposit Account No. 502305. A duplicate copy of this transmittal Remarks is attached for this purpose. Response to Missing Parts/ Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Mark C. Pickering, Reg. No. 36,239 Individual name

Pul

#### CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this date: August 25, 2003

Typed or printed name

Robin L. King

August 25, 2003

Signature

Signature

Date

Kus

Date

August 25, 2003

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

RECEIVED

# FEE TRANSMITTAL For FY 2003

gtent Fees are subject to annual revision.

AUG 2 7 2003 S

Customer No. 33402

AYMENT \$130

Complete if Known					
Application Number	09/234,427				
Filing Date	January 20, 1999				
First Named Inventor	Amos Intrater et al.				
Examiner Name	D. Pan				
Group Art Unit	2183				
Attorney Document No.	100-14299 (P01469-R1)				

METHOD OF PAYMENT (check one)					FEE CALCULATION (continued)							
1.   The Commissioner is hereby authorized to charge any fees or credit					3. A	dditiona	l Fees					
any overpayment under 37 CFR 1.16 and 1.17 which may be required					Large F	Entity	Sma	II Entity				
b	y this p	aper to Depe	osit Accour	t No. 502305			Fee	_				
LAW OFFICES OF MARK C. PICKERING					Code	Fee						
☐ Applicant claims small entity status. See 37 CFR 1.27.			1051	130	2051	65	Surcharge - late filing fee or oath					
							1052	50	2052	25	Surcharge - late provisional filing fee or	
2. ☑ Payment Enclosed: ☑ Check ☐ Money Order ☐ Other									cover sheet			
FEE CALCULATION			1053	130	1053	130	Non-English specification					
1. BA	SIC F	LING FE					1812	2520	1812	2520	For filing a request for ex parte	
							1004	000	1004	000	reexamination	
Large E	NTITY	SMALL	ENTITY				1804	920	1804	920	Requesting publication of SIR prior to Examiner action	
Fee	Fe		Fee		. •	E B.1	1805	1840	1805	1840	Requesting publication of SIR after	
Code	(\$)			Fee Descrip	TION r	Fee Paid	1251	110	2251		Examiner action	
1001	750	2001	375 260	Utility	ŀ		1251	110 410	2251 2252	55 205	Extension for reply within first month	<b>—</b>
1002	330 520	2002 2003	260 255	Design Plant	⊦		1252 1253	930	2252	205 465	Extension for reply within second month	<b>—</b>
1003	750	2003	255 375	Reissue			1253	1450	225 <i>3</i> 2254	465 725	Extension for reply within third month Extension for reply within fourth month	-
											. ,	-
1005	160	2005	80	Provisional			1255	1970	2255	985	Extension for reply within fifth month	
				SUBTOTA		0	1401	320	2401	160	Notice of Appeal	
2. EXT	ra Cl	AIM FEES	FOR UTI	LITY AND F	REISSU	JE	1402	320	2402	160	Filing a brief in support of an appeal	ļ
			Extra Claims	Fee from below	F	ee Paid	1403	280	2403	140	Request for oral hearing	
Total Cla	aims	13 - 41 **	= 0	x 18	= \$ 0	ce i uid	1451	1510	1451	1510	Petition to institute a public use proceeding	<b></b>
Independ		7-8	= 0	x 84	= \$ 0		1452	110	2452	55	Petition to revive-unavoidable	
Multiple		, ,	Ü	*	= \$ 0		1453	1300	2453	650	Petition to revive-unintentional	<b>-</b>
•	•	eviously paid	if greater: f	or Reissues, see l			1501	1300	2501	650	Utility issue fee (or reissue)	<b>—</b>
		,	78				1502	470	2502	235	Design issue fee	
Large	Entity	Small	Entity				1302	.,,	2302	233	Design issue tee	
Fee	Fee	Fee Code	-	Fee Descriptio	n		1503	630	2503	315	Plant issue fee	
Code	(\$)	100 0000	(+)		••		1000	***	2000	0.0	7.4	1
1202	18	2202	9	Claim in exces	s of 20		1460	130	1460	130	Petitions to the Commissioner	130
1201	84	2201	42	Independent cl		excess of 3	1807	50	1807	50	Processing fee under 37 CFR 1.17(q)	
1203	280	2203	140	Multiple deper			1806	180	1806	180	Submission of Information Disclosure Strnt	
1204	84	2204	42	** Reissue ind		•	8021	40	8021	40	Recording each patent assignment per	
1205	10	2205	^	patent		620 1	1809	750	2000	275	property (times number of properties)	
1205	18	2205	9	** Reissue clai over origina		cess of 20 and	1809	750	2809	375	Filing a submission after final rejection (37 CFR 1.129(a))	Ì
							1810	750	2810	375	For each additional invention be examined (37 CFR 1.129(b)	
							1801	750	2801	375	Request for Continued Examination (RCE)	
							1802	900	1802	900	Request for expedited examination of a	
							1002	900	1602	900	design application	1
				SUBTOT	AL (2)	\$0	*Redu	ced by Bas	sic Filing	Fee Paid	<b>SUBTOTAL (3)</b> \$130	
			-			SUBM	ITTED	BY		-		
Law Of	ffices o	f Mark C. F	ickering					0			03	
P.O. Bo			9				Date:	X		15-	U5 .	
		94953-0300	)					7	,	0		
		07) 762-558					_	1/1	. /	/'		
							Bv.	VV	u L	L . 1	1/2/	
Facsimile: (707) 762-5504				Mode C Picturing Page No. 26 220								

RECEIVED

Mark C. Pickering, Reg. No. 36,239

AUG 2 8 2003





**PATENT** 

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL WITH SHARED INTERNAL MEMORY

PROCESSOR/GENERAL PURPOSE CPU

Group Art Unit: 2183

Examiner: D. Pan

PETITION REQUESTING WAIVER OF THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR IN A REISSUE APPLICATION, AND SUBMISSION OF THE SUPPLEMENTAL DECLARATIONS OF THE

REMAINING INVENTORS

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with MPEP §1414.01, applicants hereby file supplemental declarations for the above-identified reissue application that have been signed by five of the six inventors, and a petition under 37 CFR §1.183 to request a waiver of the signature requirement of the non-signing inventor.

The present reissue application includes six inventors: Amos Intrater, Gideon Intrater, Moshe Doron, Lev Epstein, Maurice Valentaten, and Israel Griess. All of the inventors except for Maurice Valentaten have signed a supplemental declaration. A copy of the signed supplemental declaration of Amos Intrater is attached as Exhibit A, and a copy of the signed supplemental declaration of Gideon Intrater is attached as Exhibit B. In addition, a copy of the signed supplemental declaration of Moshe Doron is attached as Exhibit C, a copy of the signed supplemental declaration of Lev Epstein is attached as Exhibit D, and a copy of the signed supplemental declaration of Israel Griess is attached as Exhibit E.

-1-

PETITION REQUESTING WAIVER OF THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR, AND SUBMISSION OF SUPPLEMENTAL DECLARATIONS

Atty. Docket No.: 100-14299 (P01469-R1)

RECEIVED

AUG 2 8 2003

The present petition requests a waiver of the signature requirement of Maurice Valentaten, an inventor who can not be reached. Applicants have attempted to reach Mr. Valentaten via registered mail to his last known address, via internet searches, and through the other co-inventors. A declaration of Mark C. Pickering is attached as Exhibit F and a declaration of Robin L. King is attached as Exhibit G to further set forth the facts associated with the attempt to reach Mr. Valentaten.

The petition fee set forth in 37 CFR §1.17(h) is also attached to this petition. A copy of this petition is included with the response to the outstanding office action that requires the supplemental declaration.

Respectfully Submitted,

Dated: 8-25-03

Mark C. Pickering Registration No. 36,239

Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

#### **EXHIBIT A**

# **EXHIBIT B**

# **EXHIBIT C**

09/234,427 PATENT

#### **EXHIBIT D**

#### **EXHIBIT E**

#### **EXHIBIT F**

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY Group Art Unit: 2183

Examiner: D. Pan

DECLARATION OF MARK C. PICKERING IN SUPPORT OF PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-

SIGNING INVENTOR

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

#### I, Mark C. Pickering, hereby state:

- 1. The last known address of Maurice Valentaten of which I am aware is listed on the original Reissue Declaration, which is Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany.
- 2. On June 3, 2003, I conducted a Google search for Maurice Valentaten and obtained one result, which is an article entitled "National Semiconductor Announces First Implementazione Embedded of Javos" from October 1996 which mentions his name. A copy of the search and article are attached as Exhibit 1.

DECLARATION OF MARK C. PICKERING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR Atty. Docket No.: 100-14299

(P01469-R1)

3. The co-inventors which signed the declaration did not provide any contact information for Mr. Valentaten. A copy of an e-mail string with relevant portions highlighted is attached as Exhibit 2.

Dated: 8-25-03

Mark C. Pickering Registration No. 36,239 Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

DECLARATION OF MARK C. PICKERING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR

#### **EXHIBIT G**

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY Group Art Unit: 2183

Examiner: D. Pan

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE

NON-SIGNING INVENTOR

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

- I, Robin L. King, hereby state:
- 1. I am an employee of the Law Office of Mark C. Pickering;
- 2. On June 3, 2003, I mailed a package addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt. Attached as Exhibit 1 is a copy of the postal receipt showing that a package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt, on June 3, 2003.
- 3. The package included a letter addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The letter, a copy of which is attached as

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR Atty. Docket No.: 100-14299

(P01469-R1)

Exhibit 2, included a copy of the Supplemental Declaration, a copy of which is attached as Exhibit 3, along with an overview of the need for the Supplemental Declaration.

4. The letter also included nine items from the reissue prosecution as attachments. The nine items include the Office Action dated June 19, 2001, a copy of which is attached as Exhibit 4, the Response dated October 19, 2001, a copy of which is attached as Exhibit 5, and the Office Action dated March 27, 2002, including interview summaries for March 29, 2002, and March 20, 2002, a copy of which is attached as Exhibit 6.

The nine items additionally include the Office Action dated May 31, 2002, a copy of which is attached as Exhibit 7, Appendix A which was mistakenly listed as prior art, a copy of which is attached as Exhibit 8, and the Response dated August 28, 2002, a copy of which is attached as Exhibit 9. The nine items further include the Statement Under 37 CFR 3.73(b), a copy of which is attached as Exhibit 10, the Request to Enter Supplement Amendment dated January 29, 2003, a copy of which is attached as Exhibit 11, the Office Action dated February 5, 2003, a copy of which is attached as Exhibit 12.

5. On June 23, 2003, the package which was mailed on June 3, 2003 was returned as undeliverable. A copy of the front of the package is attached as Exhibit 13.

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR Atty. Docket No.: 100-14299 (P01469-R1)

6. On June 17, 2003, I conducted a Yahoo! People Search for Maurice Valentaten and obtained no results. A copy of the search is attached as Exhibit 14.

Dated: August 25, 2003 By: Robin L. King

P.O. Box 300

Petaluma, CA 94953-0300 Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299

(P01469-R1)

#### **EXHIBIT 1**



Web Images Groups Directory News

Searched the web for maurice valentaten.

Results 1 - 1 of 1. Search took 0.20 seconds.

Tip: In most browsers you can just hit the return key instead of clicking on the search button.

BETA NEWS - [Translate this page]

... di sviluppare rapidamente soluzioni a costo contenuto e di battere nel tempo i loro concorrenti sul mercato," ha affermato **Maurice Valentaten**, manager delle ... www.beta.it/beta/bs019598/0696/b696nw16.htm - 8k - <u>Cached</u> - <u>Similar pages</u>

	-:			4-4	
mau	rice	vai	en	tater	1

Google Search

Search within results

Dissatisfied with your search results? Help us improve.

Google Home - - Business Solutions - Services & Tools - Jobs, Press, & Help

©2003 Google



This page has been <u>automatically translated</u> from Italian. <u>View Original Web Page</u> ▼ Printable Version



**ETA** 

# NATIONAL SEMICONDUCTOR ANNOUNCES FIRST IMPLEMENTAZIONE EMBEDDED OF JAVAOS

Milan, 17 October '96 - National Semiconductor has recently announced the first implementazione embedded of JavaOS(TM) di Sun Microsystems on card of appraisal NS486SXF of National.

This is most recent than one announcement series for version 486 embedded of National: the optimal platform for computer in net, browser Web, set top box and other equipment tied to Internet. X86 is the only architecture of CPU that are leaned completely to the installed base of driver software, chip peripheral, stack of communication and net protocol and arranges operated to you in real time. JavaOS offers architecture transparency is to the final customer who to the system planner. The X86 architecture has the widest band than performances of whichever processore to 32-bit, allowing a wide range of system realizations. A code based on X86 uses little memory intrinsically than an equivalent code based on RISC with the result that in a final system little physical memory is demanded for the same application. The most popular E' also and more wide supported architecture of the industry. "We are enthusiastic in seeing Java to catch up new a wide group of planners of systems embedded through the implementazione of JavaOS from part of National Semiconductor", has declared Jim Mitchell, Sun Fellow and vice president for the technology and the architecture in JavaSoft. "we expect to see to become Java one characteristic ubiqua of every architecture and the job of National Semiconductor will concur to the attainment of this goal." Joe Salvador, marketing manager, have asserted "solution 486 highly integrated of National are the perfect platform hardware for customers to the search of Java systems to low cost. Our customers do not want to preoccuparsi which CPU comes used and National integrating peripheral around to nucleus 486, it is in a position to also supplying the solution to a competitive cost conserving the benefits of the X86 compatibility."

NS486 of National Semiconductor is the only system to single chip of the industry based on the 486. Integral Ns486sxf-25 486 to 25MHz, a controller for DRAM, a controller for PCMCIA, a bus of expansion ISA, a door parallel ECP, a controller for LCD, a controller of DMA, a UART 16550 with support to infrared IRDA, a clock in real time, of the controller of interrupt, timer and the other elements of compatible service of system PC.

"It becomes possible to prototipizzare finishes them for Web simply browsing adding one card VGA, a monitor and a modem to ours kit of appraisal for 486. This truly represents the more economic solution to ready delivery that allows our customers to develop solutions to contained cost quickly and to strike in the time concurrent theirs on the market, "has asserted Maurice Valentaten, manager of the applications hardware for NS486.

In adding to the porting of Java created from Sun and National, other solutions of Web browsing are in course of demonstration from part of one series of partner and customers third party of National. QNX has introduced the last spring browser a Web with the kit of appraisal

NS486 of National based on just arranges operating Neutrino and on Photon GUI E' be introduced, moreover, the version improved of browser Web, Spyglass, in function on the card of National to the Conference for Sistemi Embedded. NS486SXF of National Semiconductor is first microprocessore 486 to 32-bit planned from zero from National and optimized for the applications embedded. NSF486SFX works to 25MHz and is supplied in a container PQFP to 160 pin. Making lever on its forces of producer of excellence of dispositi to you peripheral of I/O for PC, National he has been able to integrate a wide variety of essential elements of system, included two protect Timer compatible PC and an ulterior one timer of watchdog, a controller of DRAM to high performances, clock in real time with backup battery and of the controller of interrupt programmabili, therefore to create a true system on single chip.

They have been peripheral ulterior additions like of controller for PCMCIA and the screen to LCD, a UART NS16550 with IrDA support for the communication to infrared, one door improved parallel and one logical of selection of the chip. A wide variety of dispositi peripheral compatible ISA to you is directly connected to the unit of interface with the NS486SXF bus becoming simpler the system plan and diminishing the cost total of system.

National Semiconductor Corporation supplies technologies for the transfer and the transformation of the information. The society is focalizzanta on four strategic markets: Communications, Arrange Personal, Industriale and Consumer. National Semiconductor, that it has center to Clara Saint in California, employs 19,000 persons all over the world. In fiscal year 1996, the society has brought back a turnover of 2.0 billions of dollars. Greater information on the society and the products are available on the World Wide Web of the society

For greater information: <a href="http://www.national.com">http://www.national.com</a>

**It returns to Highly summarized BETA NEWS** 

ETA Sommario Informazioni Redazione rowser

Copyright © BETA. Tutti i diritti riservati

#### **EXHIBIT 2**

#### **Robin King**

From: Mark Pickering [mark@mcpickering.com]

Sent: Monday, June 23, 2003 9:16 AM

To: 'Moshe Doron'

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Dear Mr. Doran:

Thank you for helping us out.

Sincerely, Mark

----Original Message-----

From: Moshe Doron [mailto:ittaid@012.net.il]

Sent: Sunday, June 22, 2003 8:21 AM

To: mark@mcpickering.com

Subject: Re: Reissue Patent Application for National Semiconductor

Dear Mr. Pickering,

I have send you the signed Declaration today via Air mail.

I hope it will do.

Regards,

Moshe .

Moshe Doron

M: +972-55-990037 H: +972-9-7748707 Email: ittaid@012.net.il

---- Original Message -----

From: Lev Epstein

To: Moshe Doron (E-mail)

Cc: Mark Pickering; gideon@intrater.net Sent: Wednesday, June 18, 2003 09:50

Subject: FW: Reissue Patent Application for National Semiconductor

Moshe,

Forwarding you the documents.

Please follow Mark's instructions in the bottom of this email. I.e. sign the declaration and fax and send a hard copy to Mark.

I do not have Maurice contact info.

Regards, Lev

email: Lev.Epstein@siliconds.com

phone: +972-2-5418444 direct: +972-2-5418403 fax: +972-2-5418445 cell: +972-67-707033

The information in this email, including attachments, is CONFIDENTIAL, and is provided only to each addressee. If you are not such an addressee, or an agent or employee responsible for delivering this email to such addressee: you have received this email in error; please immediately notify the sender by replying to this email; delete this email; and any use, dissemination, distribution, disclosure or copying of this email or information contained herein, in whole or in part, is strictly prohibited.

----Original Message----

From: Mark Pickering [mailto:mark@mcpickering.com]

**Sent:** Wed 18 June 2003 0:10

To: gideon@intrater.net; amosi@cisco.com; moshe.doron@exlibris.co.il; lev@SiliconDS.com;

israelg@mysticom.com

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Hi Guys:

We have not yet heard anything from Moshe, but are unclear if he has received the emails (the e-mails have not been bounced as undeliverable). As a result, the patent office procedures require me to send the supplemental declaration to his last know address. The last known address that we have for Moshe is:

Moshe Doron 7 Hashachar Street Raanana 43564 Israel

If anyone has a more recent address for Moshe, would you please let me know.

In addition, for completeness sake, in addition to canceling some of the claims that we submitted in the reissue application and correcting the erroneous listing of the appendix as prior art, we also converted allowed dependent claims 18, 27, and 36 into independent format. This conversion did not change the scope of the originally filed dependent claims that were converted into independent format. We have attached a copy of the Supplemental Amendment that was filed (which includes the text of the original amendment), and the 3.73(b) statement of ownership that was also filed.

Thanks again for your help with this.

Best regards,

Mark Pickering

----Original Message----

From: Mark Pickering [mailto:mark@mcpickering.com]

Sent: Tuesday, June 03, 2003 2:28 PM

To: 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il';

'lev@SiliconDS.com'; 'israelg@mysticom.com'

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Dear Moshe and Israel:

Please let us know if you have dropped your supplemental declarations in the mail to us. We have received signed copies from Amos, Gideon, and Lev.

Thanks for your assistance with this.

Sincerely,

Mark Pickering

----Original Message-----

From: Mark Pickering [mailto:mark@mcpickering.com]

Sent: Tuesday, May 20, 2003 12:37 PM

To: 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il';

'lev@SiliconDS.com'; 'israelg@mysticom.com'

Cc: 'robin'

Subject: Reissue Patent Application for National Semiconductor

Dear Gideon, Amos, Moshe, Lev, and Israel:

We are just about to complete the reissue patent application for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a supplemental declaration. The supplemental declaration was necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Please print off the attached supplemental declaration, sign and date it, and return it to me. If you can, please fax it to me and send the original to:

Law Offices of Mark Pickering P.O. Box 300 Petaluma, CA 94953

Does anyone know how to get in touch with Maurice Valentaten?

Thanks very much for your help with this. If you have any questions, please let me know.

Best regards,

Mark Pickering 707-762-5583 707-762-5504 (fax)

#### **EXHIBIT 1**

1		98.13119256.411	,	THE ELECTION -
8	Hand	Fee \$	urn \$	Sall S
	Chai		ceipt e; 71.	
·	Post		stricted \$ ivery 47 50	
P 65	Rece	eived by	>	Domestic Insurance up to \$25,000 is included in the fee.
8		omer Must Declare Value \$	With Postal Insurance Without Posta	International Indemnity is limited. (See Reverse).
By Customer Print) Balipoint or Typed	FROM	Mark C Lau) Off	Picker	Ing lark C Pickering
	Æ	P.O. Box	300	<u> </u>
mpleted Please F st Be in		Petalun	a CA 94	1953-0300
To Be Com	£	Mr. Mau	rice Val	entaten
Firti	b	Kurt Hi	iber Rin	93
. ₩	t	82256 F	uerstenf	eldbruck
		GERMI	LINE	
PS Form		06, Receipt fo	r Registered M	Copy i Cusiomer
June 201	J Z		, (	See Information on Reverse)

June 2002 (See Information on Reverse)
or delivery information, visit our website at www.usps.com ®

#### Petaluma Main Post Office Petaluma, California 949523026

06/03/2003	(800)2	275-8777	04:36:18 PM
Product Description	- Sales Sale Qty	Receipt - Unit Price	Final Price
Germany - Let Air Restricted Return Rece Registered Insured Va Article Va Label Ser	Deliver sipt alue : alue :	y RB1109856	\$11.00 \$3.50 \$1.75 \$7.50 \$0.00 \$0.00 56US ======== \$23.75
Total: Paid by: Cash Change Due:			\$23.75 \$30.00 -\$6.25
Bill#: 1000 Clerk: 12	50095349	91	

Refunds only per DMM P014 - Thank you for your business -Customer Copy

# **EXHIBIT 2**

# Law Offices of Mark C. Pickering

30 Fifth Street, Suite 200, Petaluma, CA 94952 Mailing Address: P.O. Box 300, Petaluma, CA 94953 Phone: 707.762.5500, Fax: 707.762.5504, E-mail: mark@mcpickering.com

#### VIA REGISTERED MAIL/RETURN RECEIPT RESTRICTED DELIVERY

June 3, 2003

Mr. Maurice Valentaten Kurt Huber Ring 3 82256 Fuerstenfeldbruck, GERMANY

Re.

U.S. Reissue Patent Application No. 09/234,427

For INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL

PURPOSE CPU WITH SHARED INTERNAL MEMORY

NSC File: P01469-R1 Our File: 100-14299

#### Dear Maurice:

We are about to complete the reissue patent application (Serial No. 09/234,427) for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a Supplemental Declaration. The Supplemental Declaration is necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Enclosed please find a copy of the Supplemental Declaration. Please review the Supplemental Declaration and, if you agree, sign and date the Supplemental Declaration. Once signed and dated, please return the Supplemental Declaration to me in the enclosed prepaid, self-addressed Federal Express International envelope. (We would greatly appreciate it if you would be able to fax a copy to us at 707-762-5504 before you return it.)

We have also enclosed copies of the following items from the reissue prosecution for your review:

- (1) Office Action dated June 19, 2001;
- (2) Our response dated October 19, 2001;
- Office Action dated March 27, 2002 including interview summaries for March 29, 2002, and March 20, 2002;
- (4) Office Action dated May 31, 2002;
- (5) Copy of Appendix A which was mistakenly listed as prior art;
- (6) Our response dated August 28, 2002;
- (7) Statement under 37 CFR 3.73(b);
- (8) Our Request to Enter Supplemental Amendment dated January 29, 2003; and
- (9) Office Action dated February 5, 2003.

Mr. Maurice Valentaten NSC File: P01469-R1 Our File: 100-14299

Page 2

We have not yet received a copy of the Office Action requiring the Supplemental Declaration. However, we have spoken with Examiner Daniel Pan and Special Program Examiner Laufer who have both indicated that this requirement is forthcoming.

Thanks very much for your help with this. If you have any questions, please let me know.

Very truly yours,

Mark C. Pickering

MCP/rlk Enclosures

cc: Mr Allen R. Tremain (w/o encs.)
Ms. Karen Metz (w/o encs.)

09/234,427 PATENT

#### **EXHIBIT 3**

Please type a plus sign (+) inside this box -

PTO/SB/51S (02-01)

)

Approved for use through 01/31/2004. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# SUPPLEMENTAL DECLARATION **FOR REISSUE** PATENT APPLICATION TO CORRECT "ERRORS" STATEMENT (37 CFR 1.175)

Attorney Docket Number	100-14299 (P01469-R					
First Named Inventor	Amos Intrater et al					
COMPLETE						
Application Number	09 / 234,427					
Filing Date	01-20-99					
Group Art Unit	2183					
Examiner Name	D.H. Pan					

#### I/We hereby declare that:

Every error in the patent which was corrected in the present reissue application, and which is not covered by the prior oath(s) and/or declaration(s) submitted in this application, arose without any deceptive intention on the part of the applicant.

I/We hereby declare that all statements made herein of my/our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor	:	A petition has been filed for this unsigned inventor				
Given Name (first and middle [if any])		Family Name or Surname				
AMOS		INTRATER				
Inventor's Signature			Date			
Name of Second Inventor:		A petition has been filed for this unsigned i	inventor			
Given Name (first and n	niddle [if any])	Family Name or Surname				
GIDEON		INTRATER				
Inventor's Signature			Date			
Name of Third Inventor:		A petition has been filed for this unsigned inventor				
Given Name (first and middle [if any])		Family Name or Surname				
MOSHE		DORON				
Inventor's Signature			Date			
Name of Fourth Inventor:		A petition has been filed for this unsigned	d inventor			
Given Name (first and middle [if any]) Family Name of			ne			
LEV		EPSTEIN				
Inventor's Signature			Date			
Additional inventors are being	named on the $\frac{1}{}$ supplem	ental Additional Inventor(s) sheet(s) PTO/SB/02A attached here	eto.			

[Page 1 of 2] Burden Hour Statement: This form is estimated to take 0.03 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

[Page 1 of 1]

Approved for use through 04/30/2003. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
ADDITIONAL INVENTOR(S)
Supplemental C

DECLARATION	<del></del>	Suppleme	ental S	Sheet	Page	2of2
Name of Additional Joint Inventor, if any:		A pe	etition I	has been filed for this	tuncianod i	
Given Name (first and middle (if any)				unsignea i	nventor	
MAURICE	Family Nar					
Inventor's			VALI	ENTATEN		
Signature	<del></del>				Date	
Residence: City	State	)	Cour	ntry	Citizenshi	р
Mailing Address						
Mailing Address						
City	Stat	e		Zip	Country	
Name of Additional Joint Inventor, if any:			tition h	as been filed for this	Country unsigned in	
Given Name (first and middle (if any)	Family Name or Surname					
ISRAEL		GREISS				
Inventor's Signature						
Residence: City	State	9		Country		Citizenship
Mailing Address						
Mailing Address						
City	State			Zip	Country	
Name of Additional Joint Inventor, if any:		A petit	tion ha	s been filed for this u		rentor
Given Name (first and middle (if any)		Family Name or Surname				
						···
Inventor's Signature		Date				
Residence: City	State		С	ountry		Citizenship
Mailing Address						<b>-</b>
Mailing Address						
City	State			Zip	01	

This collection of information is required by 35 U.S.C. 115 and 37 CFR 1.63. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 21 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

#### **EXHIBIT 4**



### UNITED STATES DEPARTMENT OF COMMER **Patent and Trademark Office**

COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICAT	ION NO.	FILING DATE	FIRST NAMED INVENT	ТА	TORNEY DOCKET NO.	
09/23	4,427	01/20/99	INTRATER		ļi.	NSC8-8460
				$\neg$	EX	AMINER
			TM02/0619			
MARK	C PICK	(ERING			EAN, O	
LIMBA	CH & L	IMBACH			ART UNIT	PAPER NUMBER
2001	FERRY	BUILDING				
SAN F	RANCIS	300 CA 94111			7183	(
	•				DATE MAILED:	
						ed diament

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Tradem:

RECEIVED

PILLSBURY WINTHROP LLP/SF

# Office Action Summary

Application No. 09/234,427 Applicant(s)

Intrater et al.

Examiner

Pan

Art Unit 2183

- The MAILING DATE of this communication appears	on the cover sheet with the corres	spondence address
Period for Reply		RECEIVE
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET THE MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE <u>three</u> MON	JUL 0 9 200
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.</li> <li>If the period for reply specified above is less than thirty (30) days, a reply be considered timely.</li> </ul>	within the statutory minimum of thirty (3	PILLSBURY WINTHROP LI
<ul> <li>If NO period for reply is specified above, the maximum statutory period v communication.</li> <li>Failure to reply within the set or extended period for reply will, by statute,</li> <li>Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).</li> </ul>	cause the application to become ABANI	DONED (35 U.S.C. § 133).
Status 1) ☑ Responsive to communication(s) filed on <u>Jan 20, 19</u>	999	
2a) ☐ This action is <b>FINAL</b> . 2b) ☒ This action	on is non-final.	
3) Since this application is in condition for allowance exclosed in accordance with the practice under Expa	cept for formal matters, prosecuti rte Quayl@35 C.D. 11; 453 O.G. 2	on as to the merits is 213.
Disposition of Claims		
4) 🔀 Claim(s) <u>2-8 and 11-44</u>	***	is/are pending in the applica
4a) Of the above, claim(s) 1,9,10 (canceled claims)		is/are withdrawn from consider
5) 🛭 Claim(s) <u>2-8 and 37-39</u>		is/are allowed.
6) 🛭 Claim(s) <u>1-17, 19-26, 28-35, 37, 38, and 40-44</u>		is/are rejected.
7) 🛭 Claim(s) <u>18, 27, and 36</u>		
8) Claims	are subject to	o restriction and/or election require
Application Papers		
9) 🗌 The specification is objected to by the Examiner.		
10) The drawing(s) filed on is/ar	re objected to by the Examiner.	
11) The proposed drawing correction filed on	is: a 🔲 approved	b) disapproved.
12) $\square$ The oath or declaration is objected to by the Examine	r. C	TY(S) MCP MIX 274861
Priority under 35 U.S.C. § 119		DUE: 9/19/01; 12/19/
13) Acknowledgement is made of a claim for foreign prior	rity under 35 U.S.C. § 119(a)-(d). <sup>D</sup>	KT BY (1) A-LB (2)
a) ☐ All b) ☐ Some* c) ☐None of:		
1.  Certified copies of the priority documents have to	peen received.	
2.  Certified copies of the priority documents have to	peen received in Application No.	
3. Copies of the certified copies of the priority documents application from the International Bureau	(PCT Rule 17.2(a)).	s National Stage
*See the attached detailed Office action for a list of the o	·	
14) ☐ Acknowledgement is made of a claim for domestic pr	iority under 35 U.S.C. § 119(e).	
Attachment(s)		
15) X Notice of References Cited (PTO-892)	18) X Interview Summary (PTO-413) Paper N	No(s). <u>nerewith</u>
16) Notice of Draftsperson's Patent Drawing Review (PTO-948)	19) Notice of Informal Patent Application (F	PTO-152)
17) Information Disclosure Statement(s) (PTO-1449) Paper No(s):	20) Other:	

Application/Control Number: 09/234,427

Art Unit: 2183

- 1. Claim 2-8,11-44 are presented for examination. Claims 1,9,10 have been canceled. S.N. 08/317,783 is the application number for the surrendered patent 5,630,153.
- 2. Claims 11,20,29 are rejected under 35 U.S.C. 251 as being an improper recapture of broadened claimed subject matter surrendered in the application for the patent upon which the present reissue is based. See *Hester Industries, Inc.* v. *Stein, Inc.*, 142 F.3d 1472, 46 USPQ2d 1641 (Fed. Cir. 1998); *In re Clement,* 131 F.3d 1464, 45 USPQ2d 1161 (Fed. Cir. 1997); *Ball Corp.* v. *United States,* 729 F.2d 1429, 1436, 221 USPQ 289, 295 (Fed. Cir. 1984). A broadening aspect is present in the reissue which was not present in the application for patent. The record of the application for the patent shows that the broadening aspect (in the reissue) relates to subject matter that applicant previously surrendered during the prosecution of the application. Accordingly, the narrow scope of the claims in the patent was not an error within the meaning of 35 U.S.C. 251, and the broader scope surrendered in the application for the patent cannot be recaptured by the filing of the present reissue application.
- 3. As to reissue claims 11,20, applicant indicated in Paper #34 that claim 28 (claim 27 by applicant and corrected by Examiner as claim 28 in Paper 34, now claim 7 in the patent) included the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599), and claim 6 objected, respectively, as set forth in Paragraphs V and X in Paper #31. The limitations of canceled claims 5,6 which were recited in the newly presented claim 28 in Paper #34 was used to

Art Unit: 2183

obviate the rejection. The feature of the first bus (reissue claim 11, line 2) is the broadening feature of "shared internal bus" (Patent claim 7, paragraph c), and "a memory connected to the first bus" (reissue claim 11, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 7, paragraph d).

#### 4. The omitted features are:

a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see claim 7, line 14);

b)transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 7, lines 16-18);

c)shared memory array accessible by the digital signal execution unit via the internal input and output port for transferring operand utilizable by digital signal execution unit between the shared internal memory array and the digital execution unit the shared internal bus and such that the shared internal memory is accessible by general purpose processor via the internal input and output port for transferring the general purpose instructions and the selected data between the shared internal memory and the general purpose processor on the internal bus (See claim 7, lines 21-33);

c)the shared interface unit recited in claim 7, lines 34-44).

5. Although the reissue claim 11 presented additional feature of starting execution of an instruction in response to the general purpose processor loading information into a register (see

Application/Control Number: 09/234,427

Art Unit: 2183

reissue claim 11, line 8-10, see also identification of the instruction in claim 20, last line), these features are not related to the prior art rejection and not related to the subject matter surrendered in the original application. Therefore, impermissible recapture of the subject matter exist.

- 6. As to claim 29, applicant indicated in Paper #34 that claim 29 (claim 28 by applicant and corrected by Examiner as claim 29 in Paper 34, now claim 9 in the patent) included a the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599), and claim 20 objected, respectively, as set forth in Paragraphs V and X in Paper #31. The limitations of canceled claims 5,20 which were recited in the newly presented claim 29 in Paper #34 was used to obviate the rejection. The feature of the first bus (reissue claim 29, line 2) is the broadening feature of "shared internal bu" (Patent claim 9, paragraph c), and "a memory connected to the first bus" (reissue claim 29, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 29, paragraph d).
- 7. The omitted features are:
- a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see patent claim 9, paragraph b);
- b)transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 9, paragraph c);

Page 4

Application/Control Number: 09/234,427

Art Unit: 2183

c)shared memory array accessible by the digital signal execution unit via the internal input and

output port for transferring operand utilizable by digital signal execution unit between the shared

Page 5

internal memory array and the digital execution unit the shared internal bus and such that the

shared internal memory is accessible by general purpose processor via the internal input and

output port for transferring the general purpose instructions and the selected data between the

shared internal memory and the general purpose processor on the internal bus (See claim 9,

paragraph d);

c)the shared interface unit recited in claim 9, lines 20-23);

d)the retrieval of the operands from the shared memory array via shared internal bus for use by

the digital execution unit in executing the selected sequence of DSP instructions (patent claim 9,

lines 20-24).

Although the reissue claim 29 presented additional feature of "executing an instruction in 8.

response to GPP loading information into the register" (see claim 29, line 8-9), this feature is

not related to the prior art rejection and not related to the subject matter surrendered in the

original application. Therefore, impermissible recapture of the subject matter exist.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness 9.

rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are Art Unit: 2183

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 11-17,19,20-26,28,29,30-35,40-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parruck et al. (4,799,144) In view of Akagi et al. (4,467,414).

- 10. Parruck disclosed a data processing system (e.g. see overview in fig.1, and the DSP in fig.6) comprising at least:
- a)a first bus (fig. 1 [26]);
- b)a memory [18] connected to the first bus;
- c)a general purpose processor [on board processor] connecting to the first bus (see fig.1[14]); d)a digital signal processor [16] connected to the first bus, the dsp having a memory [RAM] and starting execution of instructions in response to the general purpose processor [14] loading information into the memory [RAM] (e.g. see col.6, lines 49-60).
- 11. As to claims 11, 12,19, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 11, line 5.

  Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control

Page 7

Application/Control Number: 09/234,427

Art Unit: 2183

of Parruck to store particular type of operands at memory access level, and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- As to claims 13, Parruck did not explicitly show the identification of the instruction as 12. claimed (see claims 13, line 3, claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 13. As to claims 14, Parruck also included a second bus (see fig. 1 [17]).

Art Unit: 2183

14. As to claims 15, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).

- 15. As to claim 16,17, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).
- 16. As to claims 20,21,28, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 20, line 5. Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at memory access level, and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it

Art Unit: 2183

would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- 17. As to claims 20, 22, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 18. As to claim 23, Parruck also included a second bus (see fig.1 [17]).
- 19. As to claim 24, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).
- 20. As to claims 25,26, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

Art Unit: 2183

21. As to claims 29,30, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] (claim 29, line 5) and retrieving the operands (claim 29, line 10). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

Art Unit: 2183

22. As to claim 31, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).

- 23. As to claim 32, Parruck also included a second bus (see fig.1 [17]).
- 24. As to claim 33, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).
- 25. As to claims 34,35, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).
- 26. As to claims 40,41, Parruck disclosed a system (see fig.1) comprising at least:
  a)a first data bus [88];
- b)a second data bus [17];
- c)a memory [18] connected to the first data bus and the second data bus;

Application/Control Number: 09/234,427

Art Unit: 2183

d)a general purpose processor [14] connected to the first data bus (see fig.1), the DSP executing instructions under the control of general purpose processor [14 (see the restart, stopping nas running by general purpose processor in col.3, lines 7-13).

Parruck did not clearly show that his general purpose processor [14] was loading 27. operands into the memory [18] (claim 40, line 7), and retrieving the operands (claim 40, line 2 from the bottom of the claim ). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at a desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as the read/write attributes. Therefore, for the reasons discussed above, it

Art Unit: 2183

would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- 28. Parruck did not explicitly show the identification of the instruction as claimed (see claim 40, line 11), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 29. Parruck did not specifically show his first data bus connected to the dsp as claimed (see claim 40, line 10). However, the function of the first data bus being connected to the DSP has not been recited in the claim. Therefore, this connection (first bus connected with the DSP) is assumed to have no affect on the functioning of the claimed invention, and therefore, it has no patentable weight. The Examiner will reconsider this connection when applicant responds in the claim with a clear function of the connection.
- 30. As to claim 42, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).

Art Unit: 2183

31. As to claim 43, Parruck's general processor [14] also read status after the completion of

the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general

processor [14] in col.3, lines 5-15).

32. As to claim 44, Parruck also included:

a)a bus interface unit [30][12] connected to the first data bus (see fig.1 [30][12]);

b)a third data bus connected to the bus interface (see the connection bus from [12] to host in

fig. 1).

33. Claims 18,27,36 objected to as being dependent upon a rejected base claim, but would be

allowable if rewritten in independent form including all of the limitations of the base claim and any

intervening claims.

34. Claims 2-8,37-39 are allowable over the art of record.

35. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can

normally be reached on M-F from 8:00 AM to 4:30 PM.

36. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this

application or proceeding is assigned is (703) 305 3718.

37. Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305 3900.

PRIMARY EXA GROUP

## Notice of References Cited

Applicant/Patent Intrater et al. Application/Control No. 09/234,427

Examiner

Pan

Art Unit 2183

Page 1 of 1

#### **U.S. PATENT DOCUMENTS**

		Document Number Country Code-Number-Kind Code	Date,	Name	Clas	sification <sup>2</sup>
П	Α	5,630,153	5/1997	INtrater et al.	712	35
	В	4,799,144	1/1989	Parruck et al.	712	33
	С	4,467,414	8/1984	Akagi et al.	711	119
	D					
П	E		,			
	F					
	G					
	н					
	ī					
	J					
	к					
	L					
	М					

#### **FOREIGN PATENT DOCUMENTS**

	Document Number Country Code-Number-Kind Code	Date ,	Country	Name	Classification <sup>2</sup>
N					
0					
P					
٥					
R					
s					
Т					

#### **NON-PATENT DOCUMENTS**

	Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
U	
v	
w	
x	·

<sup>\*</sup> A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a).

<sup>&</sup>lt;sup>1</sup> Dates in MM-YYYY format are publication dates.

<sup>&</sup>lt;sup>2</sup> Classifications may be U.S. or foreign.

#### Interview Summary

Application No. 09/234,427

Pan

Examiner

Applicant(s)

**Group Art Unit** 

2183

Intrater et al.

La contraction of the contractio	TARKET HERE AND THE REAL PROPERTY AND THE RE
All participants (applicant, applicant's representative, PTO pers	sonnel):
(1) <u>Pan</u>	(3)
(2) Robin King	(4)
Date of Interview Apr 27, 2001	
Type: a) ☒ Telephonic b) ☐ Video Conference c) ☐ Personal [copy is given to 1) ☐ applicant 2)	applicant's representative]
Exhibit shown or demonstration conducted: d)	Mp. If yes, brief description:
Claire/a) discussed: None	
Claim(s) discussed: None  Identification of prior art discussed: none	
Agreement with respect to the claims f) vas reached. g Substance of Interview including description of the general na other comments:  Lost original case has been found on Apr 25 01. The missing	ature of what was agreed to if an agreement was reached, or any
acknowledged the applicant the oustanding case is in top pr	iority list.
(A fuller description, if necessary, and a copy of the amendm available, must be attached. Also, where no copy of the ame summary thereof must be attached.)	nents which the examiner agreed would render the claims allowable endments that would render the claims allowable is available, a
i)[図] It is not necessary for applicant to provide a separat	te record of the substance of the interview (if box is checked).
INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See M	AL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST PEP section 713.04). If a reply to the last Office action has OM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE rd of Interview requirements on reverse side or on attached sheet.

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

09/234,427 <u>PATENT</u>

#### **EXHIBIT 5**

09/234,427 Response to (Office Action Dated June 19, 2001)

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

PROCESSOR/GENERAL PURPOSE CPU

Group Art Unit: 2183

Examiner: D. Pan

RESPONSE (TO OFFICE ACTION DATED

JUNE 19, 2001)

**CERTIFICATE OF MAILING** 

WITH SHARED INTERNAL MEMbrereby certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, in an envelope

addressed to Box -

Commissioner for Patents,

Commissioner for Patents Washington, D.C. 20231

Washington D.C. 20231-9999 on 70 Dated: 10-19-01

Dear Sir:

In response to the Official Action mailed June 19, 2001, please amend the aboveidentified application as follows:

#### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

- 18. (Amended) A data processing system comprising:
- a first bus;
- a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

Atty. Docket No.: 072219-0274861 (P01469-R1)

10557456V1

- 27. (Amended) A data processing system comprising:
- a first bus;
- a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only executing a single instruction when said information is loaded into the register.
  - 36. (Amended) A data processing system comprising:
  - a first bus;
  - a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only executing a single instruction when said information is loaded into the register.

#### REMARKS

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

PILLSBURY WINTHROP LLP

Dated: 10 - 19 - 01

Mark C. Pickering

Registration No. 36,239

Attorney for Assignee

50 Fremont Street, Fifth Floor San Francisco, CA 94105-2228 Direct Dial Telephone No. (415) 983-1297 Telephone: (415) 983-1000

Facsimile: (415) 983-1200

Atty. Docket No.: 072219-0274861 (P01469-R1)

10557456V1

#### APPENDIX

#### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:

a first bus;

Atty. Docket No.: 072219-0274861 (P01469-R1)

## a memory connected to the first bus;

- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

09/234,427 <u>PATENT</u>

#### **EXHIBIT 6**



# UNITED STATES DEPARTMENT OF COMMEP Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADI Washimutan, D.C. 20231

	-41-	1	Angeungton, D.C. 50531	~ 0 LB
SERIAL NUMBER FILING D	ATE	NAMED APPLICANT		0/23
	FIRST	TOWNED ATTLICANT		TORNEY DOCKET

HECEIVED	<u> </u>	
MAY 2 9 2002	EXA	MINER
PW SF IP Patent Dept.	ART UNIT	PAPER NUM
EXAMINER INTERVIEW SUMMARY RECOR	ATE MAILED:	
All participants (applicant, applicant's representative, PTO personnel):  (1) Pobin King (3)		· · · · · · · · · · · · · · · · · · ·
Date of interview $\frac{1}{29}/52$		
Type: Telephonic  Personal (copy is given to applicant applicant's representative).  Exhibit shown or demonstration conducted:  Yes  No. If yee, brief description:		
Agreement was reached with respect to semicorall of the clothes in question. was not reached.  Claims discussed:		
Identification of prior art discussed:		
Description of the general nature of what was agreed to if an agreement was reached, or any other commerce action was slust for applicant in a word address. Examiner agrees to slend a dup office action to the new address set futling the family agrees to the the statuty period for there in	ents: Non- 1/27/02 in Which copy ax payer on	fina ith the free my 29.
A fuller description, if necessary, and a copy of the amendments, if available, which the examiner agreed varianced. Also, where no copy of the amendments which would render the claims allowable is available, a	would render the claims summary thereof must	allowable must be attached.)
In it is not necessary for applicant to provide a separate record of the substance of the interview.  Unless the paragraph below has been checked to indicate to the contrary, A FORMAL WRITTEN RESPONMAIVED AND MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW (e.g., liems 1-7 on the reverse slaction has already been filed, then applicant is given one month from this interview date to provide a statem	ISE TO THE LAST OFF ide of this form). If a res nent of the substance of	FICE ACTION IS
2. Since the examiner's interview summary above (including any attachments) reflects a complete re requirements that may be present in the last Office action, and since the claims are now allowable response requirements of the last Office action. Applicant is not relieved from providing a separate box 1 above is also checked.	sponse to each of the o	bjections, rejection
PTOL-413 (REV. 2 -93)  Examiner's Signature Control of the Control	Te .	



03/27/2002



United States department of commerce United States Patcht and Trademark Office Address Commercial Office of Patents and Trademarks Waldington, D.C. 2023)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/234.427	01/20/1999	AMOS INTRATER	NSC8-8400	6107	

7590

MARK C PICKERING LIMBACH & J.IMBACH 2001 FERRY BUILDING SAN FRANCISCO, CA 94111

RECEIVED

MAY 2 9 2002

PW SF IP Patent Dept.

EXAMINER PAN, DANIEL H ART UNIT PAPER NUMBER

2183

DATE MAILED: 03/27/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

	Office Action Summary	Application No. Applicant(s)		09	
7		09/234,427		Intrater el	tai
		Examiner Pan		Art Unit 2183	
_	- The MAILING DATE of this communication appears	on the cover sheet wi	th the corre	spondence addi	ress —
	for Reply				!
THE	IORTENED STATUTORY PERIOD FOR REPLY IS SE MAILING DATE OF THIS COMMUNICATION.				
aft If the be	nsions of time may be available under the provisions of 37 CFR 1.1 ter SIX (6) MONTHS from the mailing date of this communication. a period for reply specified above is less than thirty (30) days, a reple considered timely.	y within the statutory minim	num of thirty (3	30) days will	
ÇOI	D period for reply is specified above, the meximum statutory period minunication,		• •	_	
- Any r	ire to reply within the sot or extended period for reply will, by statute reply received by the Office later than three months after the mailing imed patent term adjustment. See 37 CFR 1.704(b).	; cause the application to b g date of this communication	ecome ABAN! on, even if time	DONED (35 U.S.C by filed, may reduce	. § 133). ≧ any
Status					ļ
1)[[]	Responsive to communication(s) filed on <u>the amend</u>	dment filed on 01/09/0	)2		!
2a) []	This action is FINAL. 2b) ☒ This action	on is non-final.			1
3) 🗆	Since this application is in condition for allowance exclosed in accordance with the practice under Ex pa	cept for formal matter arte Quay/935 C.D. 11	rs, prosecuti ; 453 O.G. 2	ion as to the me 213.	rits is
Jispos	sition of Claims				ŀ
4)[🗓	Claim(s) 2-8, 18, 27, and 36-39			is/are pen	ding in the applica
4	4a) Of the above, claim(s)			is/are withdr	awn from considers
	Claim(s) 2-8, 18, 27, and 36-39				
	Claim(s)				i
	Claim(s)				
	Claims				
Applic	ation Papers				1
	The specification is objected to by the Examiner.				
10) 🗀	The drawing(s) filed on is/ai	re objected to by the E	Examiner.		
	The proposed drawing correction filed on		approved	b) ☐ disapprove	ed.
12)∐	The oath or declaration is objected to by the Examine	ar.			
	y under 35 U.S.C. § 11 <del>9</del>				
	Acknowledgement is made of a claim for foreign prior	rity under 35 U.S.C. §	119(a)-(d).		
	☐ All b) ☐ Some* c) ☐None of:				
	1. Certified copies of the priority documents have t			<b>7</b>	
	2. U Certified copies of the priority documents have to				·
	<ol> <li>Copies of the certified copies of the priority doct application from the International Bureau ee the attached detailed Office action for a list of the common common</li></ol>	(PCT Rule 17.2(a)).		s National Stag€	<u></u>
	Acknowledgement is made of a claim for domestic pri				
Attactum			3		
_	olice of References Cited (PTO-802)	ani KVI internitura Summana an		horoin	
	olice of Draftsperson's Parent Drawing Review (PTO-948)	18) Interview Summary (P 19) Notice of Informal Pate		· ·	

17) Antarmetion Oisclosure Statement(s) (PTO-1449) Paper No(s)

20) 🔲 Other.

	Application No. 09/234,427			Intrater et al.	
Interview Summary	Examiner Pan		Group Art Unit 2183		
All participants (applicant, applicant's representative, PTO p	ersonnel):				
(1) <u>Pan</u>	(3)				
(2) Merk Pickering	(4)				
Date of Interview Mar 20, 2002	<b></b>			•	
Type: a) 🕅 Telephonic b) 「Video Conference c) Personal [copy is given to 1) applicant 2]	) applicant's repres	entative]			
Exhibit shown or demonstration conducted: d)Yes e)	Mb. If yes, brief d	lescription:			
Claim(s) discussed: <u>2-8, 18, 27, and 36-39</u>					
Identification of prior art discussed:  none					
Substance of Interview including description of the general other comments:  Applicant will file a supplemental amendment to correct the search for apparent missing data sheet NS32FX16 labled a microfiche. The appendix was misplaced due to apparent onon-final action.	e claims in accordanc as "Appendix A" in app	e with the ru	les 1.121(h) ar record and prep	nd 1.173(d), and	
(A fuller description, if necessary, and a copy of the amendr available, must be attached. Also, where no copy of the amendry thereof must be attached.)	πents which the exam	iner agreed render the c	would render the	ne claims allowable, it	
i) (X) It is not necessary for applicant to provide a separa	ite record of the subst	ance of the i	nterview (if box	is checked).	
Unless the paragraph above has been checked, THE FORM INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See Malready been filed, APPLICANT IS GIVEN ONE MONTH FR SUBSTANCE OF THE INTERVIEW. See Summary of Reco	MAL WRITTEN REPLY IPEP section 713.04). OM THIS INTERVIEW	TO THE LA	ST OFFICE AC	TION MUST action has	
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.				•	

Page 2

Application/Control Number: 09/234,427

Art Unit: 2183

- 1. Claims 2-8, 18, 27, 36-39 remain for examination. Claims 1, 9, 10 have been surrendered in view of the reissue. Claims 11-17,19-26,28-35,40-44 have been canceled.
- The amendment filed on Jan. 09, 2002 have been received by the Office. In response to 2. the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a nonfinal action which allows applicant reasonable time to respond;
- 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
- 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
- 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
- Claims 11,20,29 were rejected under 35 U.S.C. §251 as being an improper recapture of 3. subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11,20,29 have been canceled.



Application/Control Number: 09/234,427

Page 3

Art Unit: 2183

4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8,18,27,36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are:

- a)before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

- Daniely, Pan Primpay-Dunginer Preadur 09/234,427 <u>PATENT</u>

**EXHIBIT 7** 



### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/234,427	01/20/1999	AMOS INTRATER	NSC8-8400	
27271	7590 05/31/2002			
PILLSBURY WINTHROP LLP DOCKET/CALENDAR DEPARTMENT 50 FREMONT STREET SAN FRANCISCO, CA 94105-2230		_	EXAMI	NER
			PAN, DA	NIEL H
			ART UNIT	PAPER NUMBER
			2183	

DATE MAILED: 05/31/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Rec'd 06-06-02 LAW Offices of M. Pickeri

14299

## Office Action Summary

Period for Reply

Application No. Applicant(s) 09/234,427 Intrater et al. Examiner Art Unit Pan

- The MAILING DATE of this communication appears on the cover sheet with the correspondence address

A SHORTENED STATUTORY PERIOD FOR REPLY IS STATE MAILING DATE OF THIS COMMUNICATION.	SET TO EXPIRE <u>three</u> MONTH(S) FROM
- Extensions of time may be available under the provisions of 37 CFR	1.136 (a). In no event, however, may a reply be timely filed
<ul> <li>If the period for reply specified above is less than thirty (30) days, a be considered timely.</li> </ul>	on. reply within the statutory minimum of thirty (30), days will
If NO period for reply is specified above, the maximum statutory period	od will apply and will expire SIX (6) MONTHS from the mailing date of this
- Fallure to reply within the set or extended	
earned patent term adjustment. See 37 CFR 1.704(b).	ute, cause the application to become ABANDONED (35 U.S.C. § 133). illing date of this communication, even if timely filed, may reduce any
Status	
1) 区 Responsive to communication(s) filed on <u>the ame</u>	endment filed on 01/09/02
2a) ☐ This action is <b>FINAL</b> . 2b) ☒ This a	ction is non-final.
3) Since this application is in condition for allowance closed in accordance with the practice under Ex	except for formal matters, prosecution as to the merits is
Disposition of Claims	7 11, 433 O.G. 213.
4) 🗓 Claim(s) <u>2-8, 18, 27, and 36-39</u>	
4a) Of the above, claim(s)	is/are pending in the applica
5) V Claim(a) 2.2.42.27	is/are withdrawn from considera
1742 Stanney 2-0, 10, 27, and 30-39	in/ore allevest
The state of the s	:
	inter- at the second
8) U Claims	are subject to restriction and/or election require
Application Papers	, , which desired and for election require
9) ☐ The specification is objected to by the Examiner.	
10) The drawing(s) filed on is/	are objected to but he Firewise
11) The proposed drawing correction filed on	are objected to by the Examiner.
12) The oath or declaration is objected to by the Examin	eris: a)_
Priority under 35 U.S.C. § 119	
13) Acknowledgement is made of a claim for foreign price	Ority under 35 LLS C. 6. 440/-> /->
a) ☐ All b) ☐ Some* c) ☐None of:	only under 33 0.3.0. 9 119(a)-(d).
1.  Certified copies of the priority documents have	heen received
2. Certified copies of the priority documents have	been received in Application No.
3. Upples of the certified conies of the priority does	
*See the attached detailed Office action for a list of the	(PCT Rule 17.2(a)).
14) Acknowledgement is made of a claim for domestic p	rigrity under 35 LLS C. S. 440 c.
Attachment(s)	nonky under 35 U.S.C. § 119(e).
15) [_]Notice of References Cited (PTO-892)	
6) Notice of Draftsperson's Patent Drawing Review (PTO-948)	18) X Interview Summary (PTO-413) Paper No(s). <u>herein</u>
7) X Information Disclosure Statement(s) (PTO-1449) Paper No(s) / 4/7/73	19) Notice of Informal Patent Application (PTO-152) 20) Other:
Patent and Trademark Office  1-326 (Rev. 9-00)	

## Interview Summary

Application No.
09/234,427

Examiner

Pan

Applicant(s)

Intrater et al.

Group Art Unit
2183

All participants (applicant, applicant's representative, PTO person	DATE IN THE PROPERTY OF THE PR
	inner):
(1) <u>Pan</u>	(3)
(2) Mark Pickering	(4)
Date of Interview Mar 20, 2002	
Evhibit chouse or down and the	②pplicant's representative] 图p. If yes, brief description:
Claim(s) discussed: <u>2-8, 18, 27, and 36-39</u>	
Identification of prior art discussed: none	
Agreement with respect to the claims f) Navas reached. g)  Substance of Interview including description of the general natural other comments:  Applicant will file a supplemental amendment to correct the classearch for apparent missing data sheet NS32FX16 labled as "A microfiche. The appendix was misplaced due to apparent cleric non-final action.	re of what was agreed to if an agreement was reached, or an ims in accordance with the rules 1.121(h) and 1.173(d), and
(A fuller description, if necessary, and a copy of the amendments available, must be attached. Also, where no copy of the amendr summary thereof must be attached.)  i) It is not necessary for applicant to provide a separate re Unless the paragraph above has been checked, THE FORMAL VINCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP already been filed, APPLICANT IS GIVEN ONE MONTH FROM TOURS SUBSTANCE OF THE INTERVIEW. See Summary of Record of	cord of the substance of the interview (if box is checked).  VRITTEN REPLY TO THE LAST OFFICE ACTION MUST section 713.04). If a reply to the last Office action has
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	



Application/Control Number: 09/234,427

Art Unit: 2183

- 1. Claims 2-8,18,27,36-39 remain for examination. Claims 1,9,10 have been surrendered in view of the reissue. Claims 11-17,19-26,28-35,40-44 have been canceled.
- 2. The amendment filed on Jan. 09, 2002 have been received by the Office. In response to the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a non-final action which allows applicant reasonable time to respond:
- 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
- 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
- 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
- 3. Claims 11,20,29 were rejected under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11,20,29 have been canceled.

Art Unit: 2183

4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8,18,27,36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are:

- a)before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900

- DANIELY, PAN PRIMPAY TAMBET DI GARRY


Sheet <u>1</u> of \_

FORM PTO-1449 (Modified) U.S Dept. of Commerce (Rev. 7-80) Patent and Trademark Office								nt No. 0,153	
INFORMATION DISCLOSURE CITATION					Applicant(s) Amos Intrater et al.				
(Use several sheets if necessary)					Issue Date May 13, 1997		Gray	Group / 3	
	<del></del>		υ.	S. PATENT DOCUMEN	TS				
*Examiner Initials		Document Number	Date	Name		Class	Subclass	Filing Date	
	AA								
	AB								
	<u> </u>	11	FOR	EIGN PATENT DOCUM	ENTS	<u> </u>			
*Examiner Initials		Document Number	Date	Count	Country		Subclass	Translatio YES NO	
	AC								
					1				
			· · · · · · · · · · · · · · · · · · ·	OTHER DOCUMENTS					
2	AD Digital Signal Processing Applications with the TMS320 Family, Vol. 1, Edited by Kun-Shan Lin Ph.D., September 1989, pages 12, 369-373, and 375-378 (Pages 369-373 and 375-378 are from Chapter 13, TMS32020 and MC68000 Interface, by Charles Crowell).								
Examiner	P		2	Da	ate Considered	19/	152		
through cit applicant.	ation	ial if reference of if not in conforma	ince and not	considered. Incl					
ユロ	3	outed	/						
JAC.	b	dated on /r/2	8/98						
j		D.P.							

09/234,427 <u>PATENT</u>

**EXHIBIT 8** 

)





ADVANCED INFORMATION January 1990

3

High Performance FAX Processor NS32FX16-15/NS32FX16-20/NS32FX16-25

### General Description

the NS32CG16 compatible CPU Core, a 384-Byte and 7200 bps), V.27 (4800 bps and 2400 bps), and V.21. The NS32FX16 incorporates four main modules: NS32FX16 can execute, in real time, V.29 (9600 bps performs all the computations and control functions required for a stand-atone FAX system, a PC add-in FAX/Data modern card or a Laser/FAX system. The Modems, Voice Mail systems and Laser Printers. It Group 2 and Group 3 Facsimile applications, Data Embedded System Processor • that is optimized for The NS32FX16 is a high-performance 32-bi Interface Unit. Memory Array, a FAX Accelerator Module and a But

bus and an 8 byte prefetch queue. Internal data bus. This processor also supports a 16-Mbyte linear address space, a 16-bit external data The CPU Core incorporates a full 32-bit ALU and 32-bit


structure operations on complex variables and is optimized for Modern applications. It is designed to enhance performance on modern Digital Signal Processing (DSP) primitives white preserving the CPU core's The FAX Accelerator Module (FAM) executes vector programming model. 귷

operations can be used to efficiently implement FIR filters and other DSP primitives.

Bus. It is treated as a memory mapped I/O device COTO. resource and is usable by both the FAM and the CPU coefficients of the various filters in an internal 384-byte letching operands using its own address generator. In order to save bus bandwidth this module via a set of memory mapped registers. The occupying a reserved memory space. The CPU controls The FAM is attached to the CPU core via the internal VO Memory Array. The 384-byte Memory Array is a shared

NS32CG16 Instructions including graphic enhancements like BitBLT (Bit-aligned BLock Transfer) Besides the highly efficient architecture and the addition of the FAM, the NS32FX16 supports all the operations and other special graphic instructions Postscript - applications such as printers and Casor FAX machines. These graphic enhancements can be used to

The microprocessor is packed in a 68-pin Leadod Chip Carrier (PLCC) package Plastic



Features

32 bit architecture and implementation

Operating frequency 15, 20, and 25 Mt /z Binary compatible with the Series 32000 • family Floating point support via the NS32081 or the

- 16 Milyto linear addressing space
  On-chip FAX Accelerator Module for DSP support Special support for graphics applications
- Ellicient fonts & pattern handling 18 graphics instructions Interface to an external BitQLT processing units for fast color BitRT populations

Power save mode
Double-metal CMOS technology
68 pin PLCC package
On-chip clock generator

NS32301

- 384-byte on-chip fVAM array

Poplicant to a systematical Adole Systems

-

Ŧ

Embedded System Processor ©, Sawes 32000 © and TRI-STATE © ere registered Lindemarks of Nebonal Semiconductor Corporation

The NS32FX16 is a high speed CMOS microprocessor includes two main exocution units: the NS32CG16 includes two main exocution units: the NS32CG16 compatible CPU Core and thin FIXX Accidentation Module is designed for general purpose. The CPU Core is designed for general purpose computations and system control functions. The FIXX accelerator Module is tuned to perform the DS1 primities needed in Voice Band Modoms. The NS32FX16 also incorporates a 384-byte Momory Array as a shared resource for both the CPU core and the ax a characteristic Module. Those features make the NS32FX16 an optimal solution for applications in which both general purpose and DSP computations are needed. Such applications include FAX Modems, Voice Compression, and Voice Mail systems.

The NS32FX16 is software-compatible with all other CPUs in the family. The device incorporates all of National's Embedded System Processor advanced architectural features, with the exception of the virtual memory capability.

Brief descriptions of the NS32FX16 features that are shared with other members of the family are provided below:

powerful Addressing Modes. Nine addressing modes available to all instructions are included to access data structures efficiently.

Data Types. The architecture provides for numerous data types, such as byte, word, doubleword, and BCD, which may be arranged into a wide variety of data

structures.

Symmetric Instruction Set. While evoiding special case Instructions that compilers can't use, special case Instructions that compilers can't use, lationals Embedded System Processor family Nationals in Control incorporates powerful instructions for control operations, such as array indexing and external operations, such as array indexing and external procedure calls, which save considerable space and time for compiled code.

Memory-to-Memory Operations. National's Embedded System Processor CPUs represent two-nddress machines. This means that each operand can be referenced by any one of the addressing modes provided.

This poworful momory to momory architocture parmits memory locations to be treated as registers for all useful operations. This is important for temporary operands as well as for context switching.

Large, Uniform Addressing. The NS32FX16 has 32-bit address pointers that can address up to 16 Mbytes of extornal memory without any segmentation; this addressing scheme provides flexible memory management without added-on expense.

Modular Software Support. Any software package for National's Embedded System Processor family can be developed independent of all other packages, without regard to individual addressing. In addition, ROM code is totally elocatable and easy to access, which allows a significant reduction in hardware and software costs.

Software Processor Concept. National's Embedded System Processor architecture allows expansions of the instruction set that can be executed by Floating Point slave processors, acting as extensions to the CPU. Current Floating Point slave processors of the Embedded System Processor lamily see the NSJ2001 and the NSJ2081.

·

To summarize, the architectural features cited above provide three primary performance advantages and characteristics:

High-Level Language Support
 Easy Future Growth Path

• Application Flexibility

### Table of Contents

* * * * * * * * * * * * * * * * * * *		
2.5.1.4 Instructions 2.5.1.4 Circular Buffers 2.5.1.4 Circular Buffers 2.5.2.5.1 A Circular Buffers 2.5.2.5.1 ItAM Cooliticiant Auray C[0]-C[05] 2.5.2.5.1 ItAM Cooliticiant Maray C[0]-C[05] 2.5.2.5.2 Accumulator A 2.5.2.3 Accumulator A 2.5.2.3 Accumulator A 2.5.2.4 Data Pointer DPTR 2.5.2.5 Coolificiant Memory Vector 2.5.2.5 Control Register CTL 2.5.2.7 Status Register CTL 2.5.2.7 Status Register ST 3.0 FUNCTIONAL DESCRIPTION 3.1 Power and Grounding 3.2 Clocking 3.2 Power Save Mode 3.3 Resolting 3.4.1 Description 3.4.1 Bus Spatial 3.4.2 Basic Head and Write Cycles 3.4.2 Data Field Accesses 3.4.4 Data Access Sequences 3.4.4 Data Accesses 3.4.4 Data Accesses 3.4.5 Instruction Fetches	2.4.2.4 BitBLT Directions 2.4.2.5 BitBLT Directions 2.4.3.5 BitBLT Directions 2.4.3.5 BitBLT Variations 2.4.3.1 BitBLT (BIT-atigned BLock Transfer) 2.4.3.2 Pattern Fill 2.4.3.3 Data Compression, Expansion and Magnify 2.4.3.3 Data Compressed 2.4.3.3.1 Magnifying Compressed 2.5.1 FAM Operations 2.5.1.1 Complex Numbor Representation 2.5.1.2 Mac Operation 2.5.1.3 Instruction Set	1,0 PRODUCT INFORMATION 1,1 NS32FX16 Special Features 2,0 ARCHITECTURAL DESCRIPTION 2,1 Register Set 2,1.1 Ceneral Purpose Registers 2,1.2 Address Register 2,1.4 Cenfiguration Register 2,1.4 Cenfiguration Register 2,1.4 Cenfiguration Register 2,2 Memory Organization 2,2.1 Addressing Mapping 2,2.2 Dedicated Tables 2,3.1 General Instruction Format 2,3.1 Ceneral Instruction Format 2,3.2 Addressing Modes 2,3.3 Instruction Set Summary 2,4.6 Graphics Support 2,4.7 Frame Buller Addressing 2,4.2 Frame Buller Addressing
4.3 Electrical Characteristics 4.4 Deliming Tables 4.4.1 Delimitions 4.4.2 liming Tables 4.4.2 liming Tables 4.4.2.1 Output Signals: Internal 8.4.1 Output Signals: Internal 8.4.1 Output Signals: Internal 8.4.2 Assumptions 8.4.2 Calculating the Effects of Wail States 8.2.3 Calculating the Effects of Wail States 8.3 NS32FX 16 Coneral Instruction Timing 8.3.1 Obtinitions 8.3.2 Obtinitions 8.3.3 Calculation of Total Execution Time (TEX) 8.3.4 Notes on Table Use 8.3.5 (Frample of Table Use) 8.3.5 (Frample of Table Use) 8.3.6 NS32081 Floating-Point Execution Times 8.4 Definations 8.4.3 FAM Performance in Clock Cycles 8.4.3 FAM Performance in Clock Cycles	Detail Flow  17.8.1 Maskable/Non-Maskable  17.8.1 rap Sequence: Traps Other Than  17.8.2 rap Sequence: Traps Other Than  18.1 Slave Processor Instructions  18.1 Slave Processor Protocol  18.2 Floating-Point Instructions  6.0 DEVICE SPECIFICATIONS  4.1.1 Supplies  4.1.2 Input Signals  4.1.3 Output Signals  4.1.4 Input-Output Signals  4.1.4 Input-Output Signals  4.1.4 Input-Output Signals  4.1.5 Input Signals  4.1.6 Maximum Haltings	3.4.7 Internal Cycles 3.4.8 Intiliated by OH-Chip DMA Controllor 3.4.9 Slave Processor Communication 3.4.9.1 Slave Processor Communication 3.4.9.2 Slave Operand Transfer Sequences 3.5 Bus Access Control 3.6 Instruction Execution and Status 3.7 Exception Processing 3.7.1 Exception Acknowledge Sequence 3.7.2 Heturning from an Exception Service Procedure 3.7.3 Maskable Interrupts 3.7.3 Maskable Interrupts 3.7.3 Vectored Mode: Non-Cascaded 3.7.3.2 Vectored Mode: Non-Cascaded 3.7.3.3 Vectored Mode: Cascaded Case 3.7.4 Non-maskable Interrupt 3.7.5 Traps 3.7.6 Instruction Tracing 3.7.7 Priprinty Among Exceptions 3.7.8 Exception Acknowledge Sequences: 3.7.8 Exception Acknowledge Sequences:

Chip Read Cycles4-5	
	Write Cycle
Standard (Signal Valid Belore Clock Edge)	
(Signal Valid After Clock Edge)	Timino Specifications
	ction Diag
Formal	Processor
Protocol	Slave Processor
	, 2
	Caerada hataran
	Interrupt Control
	Dehun from Tran
Medne Sequence	Exception Acknowledge
cade Tables	Interrupt Dispatch
Not Idle	
***************************************	Slave Processor
the NS32381 FPU	System Connection Diagram with
the NS32081 FPU	System Connection
***************************************	DMAC Initiated 1
	On-Chip Write C
	On Chip fload C
[n]eriace	Momory interfact
Cyde	Extension of an Off-Chip Read
	Oll-Chip Write C
(m)ng	Read
*** *	nnectio
uiremenis	Power-on Reset
General Reset Timing	General Reset T
Connections	Recommended R
- 40 MHz, 50 MHz	Crystal Interconnections
30 MHz	Crystal Interconnections -
***************************************	Power and Groun
VeClor	Momory Organiza
BIOCK Diagram	FAX Accelerator Module
BIBCI Operation	Bus Activity for a
	SBITPS Instruction
70738	
TOTAL	
)n +0/ma(	_
70(3)21	
	BITWI INSTRUCTION
	Overlapping BilbLI
	J.Pixel UF JZ.JC
	300
and Contracting Addressing	Displacement En
2	Index Byle Format
2	A Sampio Link
Formal	Script
Organization	NS32FX16 Momory
11510f (CFG)	Configuration Register
	Processor Status
internal CFO Core registers	NS32+X16 Intern

1

## B.4 FAX ACCELERATOR MODULE PERFORMANCE

2

#### 8.4.1 Assumptions

The FAM instruction execution starts with the CPU core writing to the CTTL registor. The execution time is counted from T3 of this transaction until all the results are ready, either in the Accumulator or in the Coefficient array.

### It is assumed that there are:

. No wail statos in FAM britisted read cycles
. No external HOLD request during the FAM operation for VCMAD, VCMUL and VCMAC instructions.

--;

#### 8.4.2 Definitions

N Number of elements in complex vactor TFAM Number of dock cycles to execute the instruction

## 8.4.3 FAM Performance in Clock Cycles

FAM INSTRUCTION	17.25
VCWAD	(8.N)+6
VOM	6. KJ • 6
VOMC	(8. N)+9
VCMAG	(B. N) + S

٠.

# andix B: NS32FX16 Instruction Timing (Continued)

1 NS32081 Floating-Point Execution Times

following section gives execution timing information for Floating-Point Instructions. Some additional timing tions are used, as given below:

The floating-point operation length.

Standard Floating (32 bits): I = 1

Long Floating (64 bits): I = 2

The time required to transfer 32 bits of a floating-point value to or from the NS32081 Floating-Point unit.

If = 4 always

The time required to transfer an integer value to or from the NS32081 Floating-Point Urit. By i.e.:  $\Pi_{\sigma} = 2$ 

	Word: Ti=2  Double-word: Ti=4
TABLE B.S.	
TABLE B-5. Floating-Point instruction Execution Times	
on Execution Times T1 TCY	

	ر بد	ЭRG	NDS, TRUNCS		=				æ				5	ñ				-				( NEGI									-			, 000	2 2				-	HONIC	
8	<b>}</b>			\$	æ	<b>\$</b>	Š	₽		ŝ	8	þ	90	\$	<b>€</b>	Â	ş	<b>₩</b>	\$	AW C	\$	<b>*</b>	ŝ			È	*	<b>2</b>			<b>F</b> (	}		\$		₹	⋛	\$	*	CASE	. <b>1</b>
-	. •	•		_	_	•	_	•	_	. •	•	_	•	-	_	_	•	_	•	_	. •	-		<b>-</b> -	-	•,	N,	٠,	-	٠,	<b>.</b>	-	-	• •	~	•	-	•	~	TEA	TABLE B-5.
-		. •	-		-	· N	_	•	ن		- 1	<b>&gt;</b>		ယ	-	-	•	2	: -		- •	2	2 !	2	-	•	으	2	-	٠,	2	2	-	•	2	-	-	•	21	1000	Floating
		-				. •	•				•	•		•	•	•	•		•			•	•		•	•	•		•		•	•	•	•	•	•	•	•	•	5	Floating-Point Instruction
				٠.	• -	٠.		•				•	•	•		•		•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	=	natructi Vi
	<del>-</del> -	-		-		- •	<b>.</b> -	-		. د	-	2	•	ပ	-		٠.	ŗ	<u>.</u>	-	_	•	2	2	-	•	ā	2	-	•	으	2	-	•	ట	-	-		2	! :	
	<b>ಪ</b>	ដ	8.	8	21	ខ	* 1	23 :	34 1	22	27	23	2/	2	3 8	à đ	ħ <b>5</b>	ò	<b>5</b> . 1	2	૪	2	8	55+301	55+301	59+301	55+301	30+141	30+14	34.141	30.14	70	70	74	<b>.</b>	3	3 2	3:	3 6	3	Execution Times

## List of Illustrations (Continued)

NMI Interrupt Signal T	Clock Waveforms Power-On Resel Non-Power-On Resel	SPC Timing	HOLD Acknowledge (Bu HOLD Acknowledge (Bu Slave Processor Write Slave Processor Nead
election		Clock Cycles	s Initially Not Idle)  Initially Idle)  Timing  Timing
NMI Interrupt Signal Timing	Clock Wavelorms4-16 Power-On Resel	SPC Timing 4-13 Relationship of PFS to Clock Cycles 4-14 Interlocked Bus Cycle 4-15	HOLD Acknowledge (Bus Initially Not Idle)

#### List of Tables

### ויט בוטטענו ווווטוווומווטוו

## 1.1 NS32FX18 SPECIAL FEATURES

that make the device extramely attractive for a wide range of applications where Ogilal Signal Processing. graphics support, low chip count, and low power in addition to the above National Embedded System consumption are required. Processor Instures, the NS32FX16 provides leatures

the chip very attractive for usage in lecsimile, and the graphics support capabilities, that can be used in The most relevant of these features are the enhanced Choical Signal Processing performance, which makes varieties of display systems, where text and graphics applications such as printers, CRT terminals, and other ere to be handled.

SOITPS

performed very efficiently. In addition, the device can be easily interfaced to an external BIIGLT Processing that allow operations such as BitBLT, data compression/expansion, fills, and line drawing, to be Graphics support is provided by eighteen instructions Unit (BPU) for high BitBLT performance.

and peripheral devices. All the relevant bus access eignals and clock signals are generated on chip. The to allow simple interfacing to a large variety of RAMs external DMA support, the bus can be highly optimized cycle extension logic is also incorporated on-chip. relatively small amount of random logic. With the The NS32FX16 allows systems to be built with a

The device is fabricated in a low-power, double metal, CMOS technology. It also includes a power-save leature that allows the clock to be slowed down under consumption. This feature can be used in those applications where power saving during periods of low performance demand is highly desirable. software control, thus minimizing the power

and a description of the graphics support instructions is provided in Section 2.4. Doitals on all the NS32FX16 described in the "Functional Boscription" section. A description of the FAX Accelerator Module is provided in Supplement and the related NS32CG16 supplement. Display Processor Programmer's Reference instructions can be found in the NS32CG16 Printer Section 2:5. A general overview of Biffil T operations The bus characteristics and the power save feature are

1.44 1.44 2.4 • : ;

Bolow is a summary of the instructions that are directly applicable to graphics along with their intended use. Application

CNACE Instruction

RUFOR

**3**000 BOXUE **001SM** 

EXIDIT

SIM **GMAON** 

creating patterns, windowing and other a method of quickly imaging characters. The BilBLT group of instructions provide block oriented effects.

1's or 0's In an image, supporting many data compression methods (FILL). TBITS Tost Bit String will measure the length of drawing patterns and knes. Move Multiple Pattern is a very last instruction for clearing memory and may also be used to test for boundaries

Instruction STIBS

Application

filling objects, outline characters and drawing horizontal lines. The THIS and SBITS instructions support, se CCITT standard for compression. Set flit String is a very fast Instruction for Group 3 and Group 4 facsimile machines. docompression algorithms used by

used to express portrait and landscape horizontal and 45° lines. In printing applications SBITS and SBITPS may be Sot Bit Perpendicular String is a very fast be scaled as it is drawn. respectively from the same compressed instruction for drawing vertical. loni data. The size of the character may

•

single pixels anywhere in memory to be set, cleared, lested or inverted. The Bit Group of instructions enable

필요되

relative address. translation of an X-Y address to a pixel multiply-add sequence into a single The INDEX instruction combines a instruction. This provides a fast

## 2.0 Architectural Description

#### 2.1 REGISTER SET

grouped according to function as follows: 8 general purpose, 7 address, 1 processor status and 1 configuration. Figure 2-1 shows the NS32FX16 internal registers of the CPU core. The NS32FX16 CPU core has 17 internal registers

to section 2.5 for more details. has 6 registers, FAX Accelerators and 384 byte RAM which can be accessed as memory mapped VO. Refer Besides the CPU core registers, the NS32FX16 also

32 Dits + INTRASE Address SPI Š 8 S 3 Š General Purpose 32 Dis 8 3 3 2 3 ₽ 3

Processor Status PSR Configuration cro

ξ

FIGURE 2-1, NS32FX16 Internal CPU Core Registers

		_		_			•							• •										_	_	_											_					_										-	<u> </u>	÷	
YOU	ILAW	Hilli	SVC	SUIIII	SUIJC	SUL	5770	30.0	LYUNS		SKI'S	SEICFG	411115	11115		SAVE	Scondi	יואוי	HOI:	[#: 	141: 11	Ē		HES IONE	I CM	ξ	2 2	2		3 6	NI C	MIA	CWCAC	WILMY	CRIZAOM	(WXVOW	MIXVOM	OFFICE	NOVST	MOAS	MOVS	MOVO	MOV#	WOV.	W(X)	W. h	LSI4	Lin	JUMI.	JSH	INSSI	IN.S.	NS	MNEMONIC	2
2/1/0	•	2/3		2	2/1/0	21170	-	+	+		1	•	2/1	2/1		•	-		~			†		•	•		٠ (	3,	1	•	~	2	~	~	~	~	~	~	•	•		ž	ì	, ()	2 ^	·	,	.]-	-	1	-		. ~	ľ	1
		ã		1	1	1	1		-		$\cdot$		2/0	2/0		•	ŀ		-		-						·					·	·	-	-	$\cdot$	-	-	3		1	ŀ	1	1	1		1	1		.	1	1	ŀ		H dOI
·	•	1	1		1	1	-	·			·			[		•	·	-				٠,			$\cdot$					$\cdot$	·		_	_		-	1		·		1	1	1										ŀ	+	TOPWIT
					1			•				ŀ				5		_	٠		٠,	١	-	,	اد		$\cdot$			·	·	·	-		-	-		_	·		•					·		·			-	~	· \		
0/1/C				.		3/1/0	0/1/0	-	Э		,		-	-	-					,						د	د	0/1/C	2		2	3							2'n		2:0		5	2.0	2/1/0	اد	•	2	-		-	-	-	-	OPD 10PI
3/4/4	•	\$7	1	ā	16/18	3/4/4	2/4/4	21.27	30.u.21		27'n+51	7	٦	i i	187	4	-	-	77.5	14.45	35%41	39%45	27/8		5'n+12	57-62	49.55	3/4/4:	5	٥	5	15	5	5	-	-	-	6	27'n+54		24'n.54	•	23	3.0+20	1/3/3	54.73	23	14.45	19:33	26	5%15	39.49	28.96	29.39	TCY L
		·	•	1	•	7		•		T	•	ŀ	1	1	•		1	9	1		•	•			•	16	16	•		[	ē	ē		ŀ	T	T	T	1	1	Γ	•	•				91	91	$\left[ \cdot \right]$	•				$\cdot$		٦
<#M>/ <mi ()="" <iiii)<="" td=""><td>interrupt/reset</td><td>7 - UNIX BY</td><td>&lt;+M&gt;/<x18></x18></td><td></td><td>no carry/carry</td><td>&lt;#M&gt;J<a>J<aiii></aiii></a></td><td>&lt; IIII &gt; KAMA&gt; KMIS</td><td></td><td>Translate d</td><td>ILSUSTRIC</td><td>new or elements, no.</td><td>noi</td><td></td><td>VINA CHIA</td><td><pix><mx>&lt;</mx></pix></td><td>saved</td><td>n e oi cecteral registers</td><td>_</td><td></td><td></td><td></td><td></td><td></td><td>registers restored</td><td>n=# of general</td><td></td><td></td><td>&lt;1Mx/<mhx dillo<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Iransialed</td><td>Moption in effect</td><td>B, W and/or</td><td>Soe graphics instructions</td><td>«M&gt;<iv< td=""><td>n = # pl elements in block</td><td><im>/<m(1>/<rii)< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>hold in register</td><td>Inki in momory</td><td>NOTES</td></rii)<></m(1></im></td></iv<></td></mhx></td></mi>	interrupt/reset	7 - UNIX BY	<+M>/ <x18></x18>		no carry/carry	<#M>J <a>J<aiii></aiii></a>	< IIII > KAMA> KMIS		Translate d	ILSUSTRIC	new or elements, no.	noi		VINA CHIA	<pix><mx>&lt;</mx></pix>	saved	n e oi cecteral registers	_						registers restored	n=# of general			<1Mx/ <mhx dillo<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Iransialed</td><td>Moption in effect</td><td>B, W and/or</td><td>Soe graphics instructions</td><td>«M&gt;<iv< td=""><td>n = # pl elements in block</td><td><im>/<m(1>/<rii)< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>hold in register</td><td>Inki in momory</td><td>NOTES</td></rii)<></m(1></im></td></iv<></td></mhx>											Iransialed	Moption in effect	B, W and/or	Soe graphics instructions	«M> <iv< td=""><td>n = # pl elements in block</td><td><im>/<m(1>/<rii)< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>hold in register</td><td>Inki in momory</td><td>NOTES</td></rii)<></m(1></im></td></iv<>	n = # pl elements in block	<im>/<m(1>/<rii)< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>hold in register</td><td>Inki in momory</td><td>NOTES</td></rii)<></m(1></im>								hold in register	Inki in momory	NOTES

σ

# ppendix B: NS32FX16 Instruction Timing (Cantinued)

## TABLE 8-4. Instruction Timing Parameters

	,	<u>_</u>	۰					
<1M>/<1/1>	1	17/9	-			š	2	-
no trapytrap	•	6/44		တ္သ	6	•	†	2
	24	24.28	1	·		2	~	2
	•	26.36	1	-	·	1	~	ŽŠ
held in register	ŀ	17.51	-		·	1	~	χï
held in memory	ŀ	19.29	1	-	$\cdot$	1	~	Ä
restored		0001						XIT
Savou	1							
n = # or goneral registors	Ŀ	4.0 . 18	·	70.1	·		-	NICA
a language constore	ē	89.68	3			-	~	Ż
		3%7			$\cdot$		1	Š
CHENCHES	5	38/31	Sy)			•	21	Ĉ.
41 / D		13%18		3	ပ		-	Š
	ŀ	157.21		•	C	·	·	¥
	ŀ	-		-	٠		~	¥
	Ŀ		2	·			~	Ş
iransialed		38.0.53	2'0	·		3	1	Scm
not Translated		υ n+ ου	0.2		•	•	٠	SAIM
CMX <n></n>	Ŀ	2	1/0		•	٠	ŏ	Š
D - # Of elements #1 Drock	L	9'n + 24	2'0	•		·	~	Mem
CHH>KIMN/KIMN	Ŀ	ت	2/1/0				21/0	Š
high/low/oli		7/10/11	3			. [	~	HOZ.
<#M>/<#l>		157	_			200	2 2	
<am>d<ar>d</ar></am>		157	-		$\cdot \Big] .$	3	-	ASE
	•	4%9	-					SI
		6%16		1	1	ŀ	-	٦
	•	4%	-	١	•	ŀ		ΙPΙ
	1	307			-		-	ISPSRW
	ŀ	18%22				-	-	ISPSAB
	ŀ	30%34			-		-	ICPSHW
	Ŀ	18%22		·	·	-	-	ICPS/10
<xm3 <hb="" <mh3=""></xm3>	Ŀ	3/4/4	0/1،ر				2/1/0	
no branch/branch		7/6%10		$\cdot$		· ·		NA.
		14.5	2	$\cdot$		1	3/1/0	2 2
<hh>/<hh>/<hh></hh></hh></hh>		3/4/6	9/1/6			1.	-	WSM
<#M> <min<!!!></min<!!!>	4	6	-	.	1	-	2	ECC
<umx <uli=""></umx>	1	3 5	.		<u> </u>	ŀ	5	Ď
cMxcll>		2 0	3 6	ŀ	ŀ	Ŀ	2	MUKI
ATMINENTAL THE	1	3/4/4	0/1/0	ŀ			2/1/0	DXC:
CIMIX CHILD CHILD	╀	3/4/4	0/1/0		٠	·	2/1/0	S
ello, no branciviranch		18/1/%27		ŀ	·			<u></u>
<m>, no branch/branch</m>	L	16/15%20	2	·	·		-	
arc <0/4/c> = 0	·	9/8	2	·			+	יצָּי
	ļ					3	_	20000

# 2.0 Architectural Description (Continued)

## 2.1.1 General Purpose Registers

There are eight registers (R0-R7) used for satisfying the high speed general storage requirements, such as holding temporary variables and addresses. The general purpose registers are free for any use by the programmer. They are 32 bits in length. If a general purpose register is specified for an operand that is 8 or 16 bits long, only the low part of the register is used; the high part is not released or modified.

### 2.1.2 Address Registers

The seven address registers are used by the processor to implement spacific address functions. Except for the MOD register that is 16 bits wide, all the others are 32 bits. A description of the address registers follows.

PC—Program Counter. The PC register is a pointer to the first byte of the instruction currently being executed. The PC is used to reference memory in the program section.

SPO. SP1.—Stack Pointers. The SPO register points to the lowest address of the last item stored on the INTERRUPT STACK. This stack its normally used only by the operating system. It is used primarily for storing temporary data, and to used primarily for storing temporary data, and holding return information for operating system subroutines and interrupt and trap service routines. The SP1 register points to the lowest address of the last item stored on the USER STACK. This stack its used by normal user programs to hold temporary data and subroutine return information.

When a reference is made to the selected Stack Pointer (see PSR S-bit), the terms "SP Register" or "SP are used. SP refers to either SPO or SP1, depending on the setting of the S bit in the PSR register. If the S bit in the PSR is 0, SP refers to SP0, If the S bit in the PSR is 1 then SP refers to SP1.

Stacks in the Sories 32000 family grow downward in memory. A Push operation predocroments the Stack Pointer by the operand longth. A Pop operation post-increments the Stack Pointer by the operand longth. Stack Pointer by the operand longth operation by a poccodure to access parameters and local by a poccodure to access parameters set up on procedure entry with the ENTER instruction and restored on procedure termination with the

z

The Irame pointer holds the address in memory occupied by the old contents of the frame pointer.

SB.—Static Base. The SB register points to the global variables of a software module. This register is used to support reflocatable global variables for software modules. The SB register holds the towest address in memory occupied by the global variables of a module.

EXIT instruction.

INTBASE—Interrupt Base. The INTBASE

example, a User Mode program is prevented from

accessing certain registers which could interfere with the operating system. For

from executing certain instructions

MOD—Module. The MOD register holds the address of the module descriptor of the currently exocuting software module. The MOD register is 16 bits long: therefore, the module table must be contained within the first 64 Kbytes of memory.

## 2.1.3 Processor Status Register

The Processor Status Register (PSR) holds status information for the microprocessor.

The PSR is sixteen bits long, divided into two eight-bit halves. The low order eight bits ere accessible to all programs, but the high order eight bits are accessible only to programs executing in Supervisor Mode.

B 1.	15
PS	· '
-	
Z	77
(~	]
_	
E	1
F	}
FUX	1
1-	<del> </del>
1-	

## FIGURE 2-2. Processor Status Register (PSR)

C The C bit indicates that a carry or borrow occurred after an addition or subtraction instruction. It can be used with the ADDC and SUBC instructions to perform multiple precision, integer arithmetic calculations. It may have a setting of 0 (no carry or borrow) or 1 (carry or borrow).

The T bit causes program tracing. If this bit is set to 1, a TRC trap is executed after every instruction (Section 3.7.6).

The L bit is altered by comparison instructions.
In a comparison instruction the L bit is set to "I"
If the second operand is less than the first operand, when both operands are interpreted as unsigned integers. Otherwise, it is set to "O" in floating-point comparisons, this bit is always cleared.

Reserved for use by the CPU.

Haserved for use by the CPU.

The F bit is a general condition flag, which is altered by many instructions (e.g., integer arithmetic instructions use it to indicate everflow).

The Z bit is altered by comparison instructions. In a comparison instruction, the Z bit is sol to '1" if the second operand is equal to the first operand; otherwise it is set to '0'.

7

The N bit is altered by comparison instructions. In a comparison instruction the N bit is set to 'I' if the second operand is less than the first operand, when both operands are interpreted as signed integers. Otherwise, it is set to 'O' as signed integers. Otherwise, it is set to 'O' as signed integers. Otherwise, it is set to 'O' then all he u bit is 'I' no privileged instructions may be executed. When U = 0 the processor is said to be in Supervisor Mode, whon U = 1 the processor is said to be in User Mode. A User Mode program is restricted.

c

trusted part of the operating system, hence it A Supervisor Mode program is assumed to be a has no such restrictions.

unps. It may have a setting of 0 (use the SP0 register) or 1 (use the SP1 register). hit is eutomatically cleared on interrupts and SP1 register is used as the Stack Pointer. The The S bit specifies whether the SPO register or The P bit prevents a TRC trap from occurring

G

7

II 1-1, then all interrupts will be accepted. If 1-0. 3.76). It may have a seiling of 0 (no trace pending) or 1 (trace pending). more than once for an instruction (Section

only the NMI interrupt is accepted. Trep enables are not affected by this bit. Reserved for use by the CPU. This bit is set to 1 during the execution of the EXTOLT to 1 during the execution of the EXTOLT to 1 during the execution of the EXTOLT

He(e1: the SPU signal is set righ. become active. Upon reset, B is set to zero and

register seved in the Internept etach.

If BIBLY (88) instructions are executed in an interrupt rousine, the PER bits J and K must be cleared but

### 2.1.4 Configuration Register

of CFG is shown in Figure 2-3. The various control bits exceptions and selection of clock scaling factor. CFG byprogrammed by the SETCFG instruction. The format execution of toating-point instructions, processing of 4 bits are implemented. The implemented bits enable various operating modes for the CPU, including The Configuration Register (CFG) is 8 bits wide, of which are described below



## FIGURE 2-3. Conliguration Register (CFG)

- (I = 0) or vectored (I = I) mode. Refer to Section maskable interrupts are handled in nonvectored Interrupt vectoring. 3.7.3 for more information. This bit controls whether
- Floating-point instruction set. This bit indicates Clock scaling. This bit is used in conjunction with necessary operands to the FPU using the slave instruction, a Trap (UND) occurs. If this bit is 1. when the CPU executes a floating-point execute floating point instructions. If this bit is 0 whether a floating-point unit (FPU) is present to processor protocol described in Section 3.8.1. then the CPU transfers the instruction and any
- റ to Section 3.2.1 on "Power Save Mode" for the C bit to select the dock scaling factor.
  Clock scaling. Same as the M bit above. Refer

## 2.2 MEMORY ORGANIZATION

Unless otherwise noted, dingrams in this document memory location is a byte consisting of eight bits location is called an address. The contents of each end anding at 274 . 1. The number specifying a memory locations are numbered sequentially starting at zero Mbyte (24-bit address) linear address space. Memory The NS32FX16's external address space is a uniform 16 dingram, the least significant bit is given the number zero, and is shown at the right of the diagram. Uits are the top of the diagram and the highest address at the the right and the highest address on the left. Also, show data stored in momory with the lowest address on bottom of the diagram. When bits are numbered in a when data is shown vertically, the lowest address is at numbered in increasing significance and toward the loft.



#### Byte of Address A

the lower address, and the most significant byte of the the address of a word is the address of its least word is stored at the next higher address. In memory. noted, the least significant byte of a word is stored at Two configuous bytes are called a word. Except where significant byte, and a word may start at any address.

	BSM	١٠٨	8
Made Address	LSB	>	7 0

word of the double word is stored at the addross two higher. In memory, the address of a double word is the address of its least significant byte, and a double-word is stored at the lowest address and the most significant where noted, the least significant word of a double word may start at any address. Two conliguous words are called a double-word. Except

	٠.	22
	۸٠2	24 23 18 15
	۸٠.	15
LS0	>	7 0

Double Word at

8

#### Address A

organized as words. Therefore, words and doubleand double-words that are not so aligned (multiples of two) are accessed more quickly than words words that are aligned to start at even addresses Aithough memory is addressed as bytes, it is actually

## 8.3.3 Calculation of Total Execution Time

Momory form Angister Jorn.

1) Find the desired instruction in the table. TEX is obtained by performing the following steps:

Calculate the values of TEA, TOPI), etc., using the

precoding page. numbors in the table and the equations given on the

Is the execution time (TEX) in clock cycles. The result derived by adding together these values

### B.3.4 Notes on Table Use

calculated. If the value in this column is less than the because one or both operands are in registers and the number of general operands in the instruction, this is indicate the number of effective addresses to Values in the TEA column (see Tables B-4 and B-5) instruction has an optimized form which eliminates TEA

in the L column, multiply the entry by the operation length in bytes (1, 2 or 4). for such operands.

In the TCY column, special notations sometimes eppoar:

is not generally useful. The most accurate technique n1%n2 means that the Instruction flushes the ກ1-ດ2 means ດ1 minimum, ດ2 maximum. value n2, indicating the total number of clock cycles nonsequentially fetches the next instruction. Instruction queue after n1 clock cycles n1+10 (including the memory cycle). If more memory cycles are required, the value is n1+5+4\*m, where m for determining such timing depends on the size and read in one memory cycle, then the execution time is Instruction, plus index bytes. If this portion can be alignment of the basic instruction portion of the next 킇

may have multiple values, separated by slashes, corresponding to the alternatives. The notations are: entry which is affected by the form of the instruction instruction which affect the execution time. A table brackets <> indicate alternatives in the form of the In the Notes column, notations held within angle is the number of memory cycles required.

B.3.5 Example of Table Usage AN V

either Register to Memory |Ingistor-to-Hagistar form Momory-to-Hogister form logistor-to-Momory fornt Jomany-to-Memory form

Calculate TEX for the instruction: CMPW R0, TOS. table values must be used corresponding to the caMs case as given in the Notes column (caMs maaring Operand A is in a register; Operand B is in memory. The anything to memory").

Only the TEA, TOPI and TCY columns have values assigned for the CMPI instruction; therefore, they are the only ones that need to be calculated to find TEX. The blank columns are irrelevant to this instruction.

calculated for both operands. (For the <MR> case, the means that effective address times have to the Memory operand TEA is necessary.) From Register operand requires no TEA time; therefore, only The TEA column contains 2 for the <xM> case. This equations: 5

Total TEA = 2 + 2 = 4. TEA (Top-of-Stack mode, read access class) = 2. TEA (Register mode) = 2.

transfers each operand is read-once, for a total of two operand yansiers to or from memory. For a Compare instruction, The TOPI column represents potential operand TOP: (Word, Register) = 0.
TOP: (Word, TOS)'= TOPW = 3 (assuming aligned, no

TCY is the time required for internal operation within the CPU. The TCY value for this case is 3. Total 10P1-3

TEX - TEA + TOPi + TCY - 4 + 3 + 3 - 10 machine cycles.

If the CPU is running at 15 MHz, then a machine cycle (dock cycle) is 66 ns. Therefore, this instruction takes 10 x 66 ns, or 660 ns to execute.

# Appendix B: NS32FX16 Instruction Timing (Continued)

#### NJO1 B.3.2 1078 8.3.3 ਰ **109** ፳ **B**401 M401 ಶ Ē বৃ 뎧 Definitions Equations The time needed to read or write a memory operand, where the operand size is given by the operation length of the instruction. It is always equivalent to either TOPB, TOPW or TOPD. operand, this includes the tetch of that operand. Internal processing overhead, in clock cycles. The time needed to read or write a memory double-word. The time needed to read or write a memory word. The time required to calculate an operand's effective address. For a Register or Immediate derived by multiplying this value by the number of bytes in the operation length knernal processing whose duration depends on the operation length. The number of clock cycles is The time needed to read or write a memory byte. If operand is in a register or is immediate then TOPB= 0 If operand is in a register or is immediate then TOPD = 0 If operand is in a register or is immediate then TOPW = 0 If I (operation length) - byte then L - 1 TCY-1 and TI2 = TEA of the basemode except: if basemode is HEGISTER then TI2 = 5 II SCALED INDEXED addressing than TEA = TII + TI2 where TII depends on scale lactor: IF EXTERNAL addressing then TEA = 11 + 2 \* TOPO II TOP OF STACK addressing then If operand is in a register or is immediate then TOPi = 0 else (i = double-word) L = 4 I REGISTER addressing then TEA = 2 I IMMEDIATE or ADSOLUTE addressing then TEA = 4 I REGISTER RELATIVE or MEMORY SPACE addressing then TEA = 5 I MEMORY RELATIVE addressing then TEA = 7 + TOPD else TOPO - 1 else il word-aligned (even address) then TOPD = 7 else TOPW - 7 else TOPB - 3 else (i = double-word) then TOPi = TOPD else il i = byte then TOPi = TOPB else il i = word then TOPi = TOPW else if word-aligned (even address) then TOPW = 3 If access class - write then TEA - 4 If access class - read then TEA - 2 else if I - word then L - 2 if quad-word indexing TI1 = 10 else TEA = 3 il basemode is TOP OF STACK then TI2 = 4 if double word indexing TII = 8 byte indexing TI1 = 5 word indexing TII = 7

## 2.0 Architectural Description (Continued)

### 2.2.1 Addressing Mapping

Besides addressing the 16 Mbyte (24-bit address) external memory space, the NS32FX16 can also address 4 Cbytes (32-bit address) of its on-chip nodrous place (soe Figure 2.4). However, the upper 8 address bits are not Issued to the momory or VO address bits are not Issued to the momory or VO cuside the microprocessor. They are used only oncopisters). This VO is mapped to the FFF6000 registers). This VO is mapped in the FFF6000 registers). This VO is mapped in the FFF6000 deficated address range, which is part of the feffFFFFF (hex) address range, which is part of the codicated address space defined for National's embedded System Processor architecture. The address space FFFFD000-FFFFDFFF (hex) is dedicated for the FAX Accelerator.

When accessing external memory, the address bits 24 to 31 (available on-chip only) should be kept zero.

#### MORESS (HEX)




FIGURE 2-4. NS32FX16 Memory Organization

### 2.2.2 Dedicated Tables

Two of the NS32FX16 dedicated registers (MOD and INTITASE) serve as pointers to dedicated tables

pointer.

٠F

momory.

The INTRASE register points to the Interrupt Dispatch and Cascade Tables. These are described in Section

The MOI) register contains a pointer into the Module Table, whose entries are called Module Descriptors. A Module Descriptor contains four pointers, three of which are used by the NS32FX16. The MOID register contains the address of the Module Descriptor for the currently running module. It is automatically updated by the Call External Procedure instructions (CXP and CXPD).

The format of a Module Descriptor is shown in Figure 2-5. The Static Base entry contains the address of static data assigned to the running module. It is loaded into the CPU Static Base register by the CXIP and CXPD instructions. The Program Base entry contains the address of the first byte of instruction code in the module. Since a module may have multiple entry points, the Program Base pointer serves only as a reference to find them.





FIGURE 2-5. Module Descriptor Formal

The Link Table Address points to the Link Table for the currently running module. The Link Table provides the information needed for:

- Sharing variables between modules. Such variables are accessed through the Link Table via the External addressing mode.
- Transferring control from one module to another.
   This is done via the Call External Procedure (CXP) instruction.

The format of a Link Table is given in Figure 2-6. A Link Table Entry for an external variable contains the 32-bit address of the variable. An entry for an external procedure contains two 16-bit fields: Module and Offset. The Module field contains the new MOD register Contents for the module being entered. The Offset field is an unsigned number giving the position of the entry point relative to the new module's Program Base

For further details of the functions of those tables, see the Series 32000 Instruction Set Helerence Manual.



### 2.3 INSTRUCTION SET

## 2.3.1 General Instruction Formal


on the instruction and the addressing modes selected. set of optional extensions, which may appear depending Opcode and up to two 5-bit General Addressing Mode ("Gen") fields. Following the Basic Instruction field is a instruction is one to three bytes long and contains the Embedded System Processor Instruction. The Basic Figure 2.7 shows the general formal of National's

specify Scaled Index. In this case, the Gen field specifies only the Scale Factor (1, 2, 4 or 6), and the Index Bytes appear when either or both Gen lields constants) or immediate values associated with the use as the Index, and which addressing mode calculation Index Bytes come any displacements (addressing Index Byte specifies which General Purpose Register to selected addressing modes. to perform before indexing. See Figure 2-8. Following the

> displacements, or one immediate value. The size of a Displacement field is encoded within the top bits of that ere stored most-significant byte first. Opcode field. Both Displecement and Immodiate fields gize of an immediate value Is determined from the Interpreted as a signed (two's complement) value. field, as shown in Figure 2-9, with the remuining bits Each Dispilmm lield may contain one of two 3

representation of data (Section 2.2). Note that this is different from the memory

Some Instructions require additional "implied"



extensions appear at the end of the instruction, in the order that they appear within the list of operands in the associated with addressing modes. Any such immediates and/or displacements, apart from those instruction definition (Section 2.3.3).

#### INSTRUCTION 42 + ((107 + 2 \*Twnitbl) + (44 + Twnitbl) \* (width - 2)) \* hoight 44 + ((107 + 2 \*Twnitbl) + (44 + Twnitbl) \* (width - 2)) \* hoight TABLE 8-3. Average Execution with Wait States NUMBER OF CYCLES

MOVMPO.W 35+(19+(12+(Twnitrds+Twaltrdd+Twaltwrd))\* width;\* height(pre-read)
35+(13+(12+(Twaitrds+Twaitrdd+Twaltwrd))\* width;\* height(no pre-read)

EXTOLT

ff (Twaitwr > 1) 16 + 7 \* R2 + (Twaitwr - 1) \* R2

HOVWPD CAMAOM (27 + Twaitrd) per bit lested # R2 <= 25 16 + 8 \* RZ + Twainwr \* RZ 16 + 7 \* FZ + 0

SHIBS

BSAOM A1105 8 + (34 \* R2) + ((Twaltrdd + Twaitwrd) \* R2) # Twaitwr > 12 39 + (2 \* Tweitrdd + 2 \* Tweitwrd + 2 \* Tweitrds) 42 + (2 \* Twailrdd + 2 \* Twailrds)

59+(14"H0)+(2"R0"4)+((Twaiwr-12)+Twaird)"R0

MSVOW 59+(14'R0)+(2'R0'4)+(Twaird'R0) 59+(14'R0)+(2'R0'4)+((Twahm-12)+Twahd)'R0

59-(10'R0)+(2'R0'8)+(([Twaitwr-4)'2]+([Twaitd'2])\*R0 59+(14\*R0)+(2\*R0\*4)+(Twaird\*R0)

OSAOM

9199 59+(10°R0)+(2°R0°8)+((Twalrd°2)°R0)

## B.3 NS32FX16 GENERAL INSTRUCTION TIMING

#### B.3.1 Assumptions

the instruction queue when needed. Immediate operands, is essumed to be present in The entire instruction, with all displacements and

is ignored. This assumption lends to affect the very dependent upon the preceding instruction(s) timing estimate in an optimistic direction. interference from instruction prefetches, which is

It is assumed that all memory operand transfers are execution. In the case of an operand of access completed before the next instruction begins

> next instruction. transfer occurs in parallel with the execution of the class mw in memory, this is pessimistic, as the Will

tetch of Operand B occurs in parallel with effective address calculation of Operand B, and the Operand A generally occurs in parallel with the microcode. This is pessimistic, as the letch o fetch of an operand and the following sequences o It is assumed that there is no overlap between the execution phase of the instruction. ž

consideration when they affect instruction timing, and a range of times is given. Where this is not done, the worst case is assumed. Where possible, the values of operands are taken into

ಠ

# Appendix B: NS32FX16 Instruction Timing (Continued)

Note that the EXTBLT instruction is not allected by the destination data (16 bits). For shifts greater than 0, they still must read and write a double-word of data (32 bits). shift of 0 bits by reading and writing only a word of the BITWT and BBFOR instructions, however, optimize a BRAND, BBFOR, BITWT) with a shift of 0 to 8 bits. The time for the BitDLT Instructions (BBOR, BIXOR, The formulae in the table give the average execution B.2.3 Calculating the Effects of Shift Values shift amount

over 8, per word of data read. For example, the BBOR with a shift of 15 bits yields the following formula: Shilts of greater than 8 bits add 1 clock per bit of shift

42 + (107 + 44 \* (width - 2)) \* height + ((shift - 8) \* width

Inserting the previous example of the 10 by 50 BBOR 45 + (107 + 44 \* (10 - 2)) \* 50 + ((15 - 6) \* 10 \* 50)

42 + (107 + 352) \* 50 + (7 \* 500) = 26,492 clocks or 1.77 msec @ 15 MHz

This represents the "worst case" time for this instruction, since a shift of greater than 15 bits can be handled by moving the source and destination pointers The "best case" and "average case" times for most by 2 bytes and adjusting the shift emount.

destination data during the shifting of the source data. instructions are the same, due to reading the Embedded System Processor. This parallel operation is a feature of National's

is a shift of zero bits. This is due to further internal optimization of these instructions, realizing that only a shilt of zero is specified. word of the destination data needs to be operated on if a The "best case" for the BITWT and BBFOR instructions

shilts greater than 6 bits. Table B-2 shows the expected timing information ᅙ

	EXIDLT	BBSTOD	влгоя	CONVEGE	BOXOR	BBOR	INSTRUCTION
read) 35 + (11 + 13 * width) * height (no pre- read)	28 + (shift - 8) 35 + (17 + 13 * width) * height (pre-	66 + (170 + 60 * (width - 2)) * height + ((shift - 8) * width * height)	48 + (74 + 32 * (width · 2)) * height +	45 + (111 + 44 * (width - 2)) * height +	44 + (107 + 44 * (width · 2)) * height +	42 + (107 + 44 * (width - 2)) * height +	NUMBER OF CYCLES

operation. This means that wait states can be added to write bus access from the TCY of the instruction, since instruction group, each wait state on read operations adds 1 clock cycle per read bus access. Each wait System Processor, calculation of the effect of wait Since the new NS32FX16 instructions make use of the 8.2.4 Calculating the Effects of Walt States MOVSD. At zero wait states, a MOVSD of 1,056,000 Instruction, up to a maximum of 13 wait states on writes for MOVSB and MOVSW, and 4 wait states on writes for write cycles without changing the execution time of the updating the pointers occurs in parallel with the write state on write operations subtracts 1 clock cycle per states is rather difficult. As an example, in the MOVSi pipelined reads and writes of National's Embedded bytes (264,000 double-words) executes in:

30 + (10 \* 264,000) + (2 \* 264,000 \* 8)

msec@15 MHz 30 + 2,640,000 + 4,224,000 = 6,864,030 clocks or 458

With two wait states on read and write (Twaitrd = 2 and Twaitwr = 2) — see Table B-3 — the time becomes:

30 + (10 \* 264,000) + (2 \* 264,000 \* 8) + 0 + (2 \* 2)

30 + 2,640,000 + 4,374,000 + 1,056,000 = 7,920,030

Instructions that have shift amounts, such as BBOR. BBXOR, BBAND, BBFOR and BITWT, make use of the parallel nature of National's Embedded System Processor by doing the actual shift during the reading of instructions are able to shift higher, without impacting there are wall states on read operations, these the double-word destination data. This means that if wait-state double-word read does. Note that this effect destination road takes 4 dock cycles longer than a no-RIIFOR operation shifting by 12 bits. This is because a on read operations, is the same execution time as for a the overall time. For example, the total execution time for a BBFOR operation, shifting 8 bits with 2 wait states during the destination [gad. wait states all possible shift values (0 - 15) are "hidden" s not valid for more than 4 wait states, because at clocks or 528 mass @ 15 MHz

of the Source date, or of the table data used for a particular instruction. Tweitrdd refers to the reading of the Destination data, or of the data on which to be instructions with wait states. Again, this is the average operated. Table B-3 shows the expected timing of Note that in Table B-3. Twaitrds refers to the reading execution time, using a shill 으

Twailwrd). This represents one BilBLT transfor, which makes the following equations easier. Twoitblt is equal to (Twaitrds + 2 \* Twnitrdd + 2 \*

## 2.0 Architectural Description (Continued)

GEN. ADDR. MODE	7
REG. NO.	2

FIGURE 2-8. Index Byle Formal







#### Range (Entire Addressing Space) Double Word Displacement:



FIGURE 2-9. Displacement Encodings

### 2.3.2 Addressing Modes

The NS22FX16 CPU generally accesses an operand by calculating its Effective Address based on information available when the operand is to be accessed. The mothod to be used in performing this calculation spacelied by the programmer as an "addressing mode."

optimally support high-tovel language accosses to variables. In noarly all cases, a variable access requires Addressing modes in the NS32FX16 are designed to support high level language accesses to

> therefore minimized. acts upon that variable. Extraneous data movement is only one addressing mode, within the instruction that

NS32FX16 Addressing Modes fall into nine basic types:

instructions, an auxiliary set of eight registers may be Register: The operand is available in one of the eight referenced instead. General Purpose Registers. In certain Stave Processor

Memory Space: Identical to Register Relative above Register Relative: A General Purpose Register Address of the operand in memory. value from the instruction, yielding the Ellective contains an address to which is added a displacement

except that the register used is one of the dedicated registers PC. SP. SB or FP. These registers point to dala areas generally needed by high-level languages

Immediate. The operand is encoded within the generate the Effective Address of the operand. Memory Relative: A pointer variable is found within the memory space pointed to by the SP, S0 or FP register. A displacement is added to that pointer

oporand is to be written. instruction. This addressing mode is not allowed if the

a displacement lield in the instruction. Absolute: The address of the operand is specified by

entry of the current Link Table. To this pointer value is added a displacement, yielding the Effective Address External: A pointer value is read from a specified of the operand.

operand is pushed or popped, depending on whether Top of Stack: The currently-selected Stack Pointer (SIYO or SP1) specifies the location of the operand. The neer to bellum Si

and adding into the total, yielding the final Effective multiplying any Conoral Purposo Register by 1, 2, 4 or 8 mode, Scaled Indexing is an option on any addressing mode except Immediate or another Scaled Index. It Scaled Index: Although encoded as an addressing has the olloct of calculating an Elloctive Address, then Address of the operand.

Sarios 32000 Instruction Sat Raterance Manual. For a complete description of their actions, see the Table 2-1 is a brief summary of the addressing modes.

auto-increment/decrement and warps or pitch In addition to the general modes, Register Indirect with available on several of the graphics instructions.

CODING	MODE	ASSEMBLER SYNTAX	EFFECTIVE ADDRESS
gleter )00	flogister 0	No or FO	None: Operand is in the specified
<u> </u>	Hogistor 1	112 or 12	rogister.
Ξ	Register 3	10075	
8	Register'4	DE CONTRA	
<u> </u>	Register 5	70 50 50	
5	Register 6		
:	Denislar 7	793	

80 0 0 0 0 0 0 EX

Frame-momory relative		8
	Memory Relative	Hemory
Registor / relative		=======================================
Register 6 relative		310
Register 5 relative		101
Register 4 relative		8
Rogister 3 relative		101
Hogister 2 retailed		01010
Register I relative		8
Register 0 relative		000
	Register Helative	register

disp(N6) disp(R4)

disp(N7) disp(PS) disp(Pi3) disp(F12)

disp(R0)

10100	Reserved 10011	1000
Immediate	(Reserved for Future Use)	Stack memory relative Static memory relative

disp2(disp1 (FP)) disp2(disp1 (SP)) disp2(disp1 (SB))

\*SP" is either SP0 or SP1, as Disp2 + Pointer; Pointer lound

selected in PSR.

	External	10101	Absolute	
External		Absolute	•	

**P**disp

Oşe,

instruction queue. None: Operand is input from

1010

Top Of Stack

*	
=	
S	
٠.	

disp2

at Link Table Entry number Disp!

Disp2 + Pointer; Pointer is found

EXT (disp1) +

User of Interrupt Stack Pointer, as selected in PSR. Automatic

Top of current stack, using either

Push/Pop included.

SP0 or SP1, as selected in PSR

Disp + Register; "SP" is either

1001

1000 Memory Space

1010

101 = 8

Index, quad words

Scaled Index 11011

EA (mode) +4 x Pn. EA (mode) + B x Pn. *Mode" and "n" are contained within the Index Byte. EA (mode) denotes the effective
--

address generated using mode.

#### This chapter shows the expected liming of the NS32FX16 graphics instructions. Refer to Section B.1 INTRODUCTION

אף שניים וויים וביים וויים ווי

Twaitrdd

The number of wait states applied for a 5

As this is advance information, it is subject to change without notice.

#### B.2 ASSUMPTIONS

clock source, therefore, yields a cycle time of 65.67 ns. Since the C and M bits of the NS32FX16's configuration register control an on-thip clock divider, setting these bits divides the clock by 1, 2, 4 or 8 to give a cycle time (with a 30-MHz clock source) of 66.67, 133.3 ns. 266.7 ns and 533.3 ns. TNs first equivalent to one-half of the Input clock frequency present on the OSCIN pin of the NS32FX16. A 30-MHz section describes timing of the graphics instructions. The cycle time is one T-state of the Series 32000.

instruction prefetches is ignored, with the exception of the BITWT instruction, where a no-wait state prefetch is included (four clock cycles). present in the instruction queue, interference from

next instruction. transfer occurs in parallel with the execution of the RMW in memory, this is pessimistic, as the write execution, in the case of an operand of access class completed before the next instruction begins It is assumed that all memory operand transfers are

BOSTOO

66 + (170 + 60 \* (width - 2)) \* height 48 + (74 + 32 \* (width - 2)) \* height

EXTECT

(pre-read) 35 + (13 + 12 \* width) \* height 35 + (19 + 12 " width) " height If shin = 0, 16

acceptable but causes the execution time of a given average case is assumed. All memory accesses are assumed to be word aligned. Non-word-aligned data is consideration when they affect instruction timing, and a range of times is given. Where this is not done, the Where possible, the values of operands are taken into

MOVMPO. HBIT

16 + 0 · FIZ

(no pre-read)

S118S

27 per bit tested it RZ <= 25

ಜ

of additional clock cycles requested via the CWATT or may be in ITAM, each having a different number of wait the source data may be in ROM and the destination prediction of system performance when, for example The variety of definitions that follows allows accurate WAIT pins of the NS32FX15, on a given byte or word states. The number of wait states refers to the number

MSAOW USAOW USAOW

8+(24\*R2) 59+(14\*R0)+(2\*R0\*4) 59+(14\*R0)+(2\*R0\*4) 59+(10\*R0)+(2\*R0\*8)

	Twaitrd	
Read operation.	The number of wait states applied for a	

	Twailwr	
Write operation.	The number of wait states applied for a	mean operation.

Tweitrds The number of wait states applied for a Read operation on source data. This elso refers to the number of wait states applied for a table memory access (in the SBITS instruction, for example).

on an average shift of eight bits and a no-wait-si 76 200€ Tweitwrd the execution time for the NS32FX16 instructions ba The Average Execution Time table (see Table 8-1) Į, Twaithi The number of wait states applied for a V the value used for BitOLT timing. operation on destination data. operation on destination data. The number of bits of shift applied. The height of a BitBLT operation, in 8 The width of a BitBLT operation, in words Twoitrds • Twnitrdd \* 2 • Twoltwrd

used.

INSTRUCTION

TABLE 8-1.

Average Execution Time NUMBER OF CYCLES

system design. The "no option" of each instruction

When needed, the entire instruction is assumed to be

BOXOR ROXOR 3303

44 + (107 + 44 \* (width - 2)) \* height 45 + (111 + 44 \* (width - 2)) \* height 48 + (61 + 25 \* (width - 2)) \* height

42 + (107 + 44 " (width - 2)) " height

instruction to increase.

### 8.2.2 Interpreting the Table

calculate the time for a 10-word wide, 50-line high BB( complete the formula and evaluate. operation, the completed formula is: To calculate the execution time for a given instruction For example,

### 42 + (107 + 44 \* (10 - 2)) \* 50

42 + (107 + 352) \* 50 = 22,992 docks or 1.53 msec at MHz, 0 wait states

# Appendix A: Instruction Formats (Continued)

	Trap (UND)	٠.	Trap (UND)
	Aways 7 0	7 0 0 0 1 1 1 0	Formal 17 Always
Г			<b>₽</b> Γ.

Formal 19

Trap (UNO)

Always

Note 1: Opcode not defined, CPU treats the MOVI. First operand has access class of read; second operand has access class of write, field selects 32-bit or 64-bit date. E . .. Opcode not defined; CPU treats the ADDI. First operand has access class of read; second operand has access class of read-modify-emits; Filedt selects 32-bit or 64-bit data.

## Implied Immediate Encodings:

Register Mask.	" "	7
	3	
appended to SAVE, ENTER	[=]	
o lo	اد	
NAS	ه	
<u>m</u>	[=]	
TER	٥	0

= 2 . 2 2 æ g 7

egister Mask, appended to RESTORE, EXIT

Nete 3: Opcode not delined: CPU trests like CMPI. First operand has access class of mad, second operand has access class of med. I-leak execut 32-bit or 84-bit dista. Offset/Length Modifier appended to INNS. EXTS

# 2.3.3 Instruction Set Summary

2.0 Architectural Description (Continued)

Table 2.2 presents a brief description of the NS32FX16 instruction set. The format column release to the instruction format tables (Appendix A). The instruction column gives the instruction as coded in assembly language, and the Description column provides a short description of the function provided by that instruction. Further details of the exact operations performed by each instruction may be found in the Series 32000 Instruction Set Reference Manual and the NS32CG16 Printer/Display Processor Programmer's Relerence.

#### Notations:

i - Integer length sulfix: ₹ <sup>®</sup> D . Double Word Byte

t= Floating Point length suffix: F = Standard Floating L = Long Floating

## gen = General operand. Any addressing mode can be specified.

short • A 4-bit value encoded within the Basic Instruction (see Appendix A for encodings).

disp = Displacement (addressing constant): 8, 16 or 32 appended after any addressing extensions. Imm - Implied immediate operand. An 8-bit value bits. All three lengths legal.

reg - Any General Purpose Register: R0-R7.

MTBASE, MOD, PSR, US (bottom 8 PSR bits) areg - Any Processor Register: SP, SB, FP,

cond = Any condition code, encoded as a 4-bit field within the Basic Instruction (see Appendix A lor encodings).

## TABLE 2-2. NS32FX16 Instruction Set Summary

4 5 4

								_				_							_			_		_	_			-
Format 6	PACKED	7	7	7	7	7	7	7	6	6	_	•	_	2	_	Format	INTEGER		7	7	7	7	7	2	4	Formal	MOVES	
Operation ADDPi	DECIMAL (BCD)	DEI	MEL	WOD.	DIV	REM	QUQ	MA	ABS:	NEQ:	SUIJC	4INS	AIXXX	ADIOC:	KKIV	Operation	ARITHMETIC	AUUR	CIXVON	MOVXOW	MOVZiD	MBZVOW	MOVM	MOVO	MOV:	Operation		=
Operands gen.gen	ARITHMETIC	gen,gen	gen.gen	გიი.გიი	gen.gen	ესი,ები	ეიი.ეიი	gen.gen	გიი.გიი	ეიი,ეიი	ეიი,გიი	ციი,ციი	ეიი.ეიი	short.gan	gon.gon	Operands		gen.gen	gen.gen	gon,gon	gon.gen	gen,gen	gen.gen.disp	short.gen	gen.gen	Operande		TABLE 4.4. NODATATO HISHBURGH CO.
Description Add packed.		Divide extended integer.	Multiply to extended integer.	Romainder from DIV (Modulus).	Divide, rounding down.	Remainder from OUO.	Divide, rounding toward zero.	Multiply.	Take absolute value.	Negate (2's complement).	Subtract with carry (borrow).	Subtract.	Add with carry.	Add signed 4-bit constant.	Add.	Description		Nove effective address.	Move with sign extension.	Move with sign extension.	Move with zero extension.	Move with zero extension.	Move multiple: disp bytes (1 to 1b).	Extend and move a signed 4-bit constant.	Move a value.	Description		C HIELDER CON COMMENT

ξ

3

						-		_	_																							
•		Formal	ARRAYS	<b>.</b>	7	ें •	• =	Format		used in Pase source.	Bit fields are	BIT FIELDS	6	<b>o</b> o	en.	Formel	SHIFTS	2	6	6	•	•	•	•	Formel	LOGICAL A	7	~ .			INTEGER	
No.	CHECK	Operation		CVIP	NSSI .	EXIS	EX II	Operation	Operation	cal. "Extract" instru	values in memory	Ğ	non	157	H2	Operation		Scondi	NO	8	XOFI	BC	9	ANCI	Operation	AND BOOLEAN	CMITM	CMINO	CMPi	Operation	COMPARISON	
	reg.gen.gen	Operands		reg.gen.gen	gon.gon.imm.imm	gen gen imm imm	reg.gen.gen.disp	in on on die	Operande	ctions read and align	that are not aligned to		gen.gen	gen.gen	gen.gen	Operands		gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gon	Operande		gen.gen.disp	short,gon	gen.gen	Operands		
	Index bounds check.  Recursive indexing step for multiple-dimensional arrays.	Cescription		Convert to bit held pointer.			Insert bit held (array oriented)	Extract bit field (array oriented).	Description	used in Pascal. "Extract" instructions read and align a bit liabs. Insert insuccions miles and services.	Bit fields are values in memory that are not aligned to byte boundaries. Examples are PAUNED analysis are recover	The state of the s	Hotale, lett or right.	Arithmetic shift, left or right.	Logical shift, left or right.	Description		variable of size i.	Save condition code (cond) as a Boolean	Boolean complement: LSB only.	Complement all bits.	Incide acclusive OR.	Copied Cr.	Logical ANU.	Cencription		Company	Compare multiple: disp bytes (1 to 16).	Compare.	Description		
																						. ,	,					-				_
				_					_										_	_		_	_									

.

MOVII	CHECX -011 Trap (UND) on -1 10 and -1 11 20 16 15 20 16 15 gen 1		9 3	D WE	22 16 15 17 1 1 2 20 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	ğ	BUSTOD -01 BUSH -01 BUSH -01 NO Operation on 1111 7 73 16 15	22 16 15 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 0 0 0 abort 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Format 9 -100 -000 ROLAD -100 -001 TRANC -101 -010 SYSR -110 -011 FLOOR -111	0 and -1111 0 and -1111 0 0 0 11 1 1 1 1 1 0 0 1 1 1 1 1 1	Format 0 -100 -000 NDEX -100 -001 FFS -101	-0111 DIV -1111	Trap(IND)	8/7 9/1/1/00/1 Format 7 Format 7 MLEI	Format 6 -1000 -0000 NEG -1001 -0001 NDT -1001 -0010 Trap(UNU) -1010 -0011 SUBP -100 -0100 ADS -1101 -0110 EDIT -1110 -0111 ADDP -1111	8 -	6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Format 18 Trap (UND) Always	Format 15 Trap (UND) Always	Format 14 Trap (UND) Ahways	Format Trap (UND) Aways	* hetechors with Formel 12 are are is used.		-000 ND) -0110 ND) -0111 16 15 17 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	Format  -0000 -0011 -0110 -0110	Formst 10 Trap (UNU) Always 23 16 15
1 ;	15	0000111	<b>:</b>	7 - 1 1 0 0 1 1 1 1	12 UNO)	AGS(AND) -11 Trap(UND) -11 Trap(UND) -11 12 12 -100	900 900 900 900 900 900 900 900 900 900	10

71

ī

Options: in String Instructions  T = Translated B = Backward UW = 01: While Match 11: Until Match 11: Until Match	A 4-bi		reg = General Purpose Register Number cond = Condition Code Field 0000 = EQual: Z = 1 0001 = Not Equal: Z = 0 0010 = Carry Set: C = 1 0011 = Carry Clear: C = 0 0100 = Higher: L = 1	L = 0 (Long Floating: 64 bits)  op = Operation Code  Valid encoding shown with each formal.  gen, gen 1, gen 2 = General Addressing Mode Field.  See Section 2.3.2 for encodings.	Appendix A: Instruction Formats  NOTATIONS I. Integer Type Field  N. 00 (Byte) W. 01 (Word) D. 11 (Double Word) I. Floating-Point Type Field I. f. 1 (Std. Floating: 32 bis)
2000 ADO	CXPD -0000 BICPSR -0100 JUMP -0110 BISPSR -0110 Trap (UND) on XXX1, 1000	ADDO CWPO SPRI Scond	BSA RET CXP RXP RETT RETT RETI RETI RESTORE	Boand	Configuration bits in SETCFG instruction  C  7  T  T  Formal 0
Fo -0000 -0000 -01101 -01101	Fo -0000 -0010 -0110 -0110 -0110 15	Format -000 10 15	-0000 -0001 -0010 -0110 -0110	(BR)	is in SETCFG inst
Format 4 SUB ANDI SUBC TIBIT XOR	Formal 3  Formal 3  ADUSP  JSR  CASE	and 2 ACB MOVO LPH  B 7	ENTER EXIT NOP WAIT DIA FLAG SVC BPT	- 8- 7	Sinstruction  C M  and  at 0
-1000 -1000 -1110 -1110	-1010 -11100	-108	-1100 -1100 -1100 -1110	0 - 0	7

Ŋ
2.0
Archite
ctural
Description (
(Continued)

		•					•																													_					_								
v		မ	ပ	~	2	_	_	Format		CPU REGIS	_	_	_	-		_	-				- (	. د	-	- (	۰ د	<b>v</b> (	، ب	0 (	0 (	٠.	Format	JUMPS AND		5		s		տ	, 0,		PO - Limit Count	R1 - String 1 Pointer	R2 — String 2 Pointer	113 - Translation Table Pointer	134 — Companson Value	String instruction	STRINGS		Z.U Architectore
אַרורייט	BICPSHI	BISPSIN	AIJUSPI	SPA	(PI)	RESTORE	SAVE	Operation		CPU REGISTER MANIPULATION	RETI	E T	HXP	E		EXIT	•	ENTER	Per (	FIAG	SVC	CXPD	CXP	BSA:	5 P	ACB:	CASE	Bcond	모	JUMP	Operation	LINKAGE	SKPSI	SKPSi	CMPST	CMPS	MOVSI	NOVS		Operation	2	ointer	ointer	n Table Pointer	on Value	String instructions assign specific functions to the	:	TABLE 2-	
fobuor nari	Gent tier!	900	900	arog.gen	areg.gen	reg usu	rog list	Chairman		NOIN		disp	disp	disp		[reg tist]	•	[reg list],disp			•	<b>Pe</b> 5	disp	disp	gen	short.gen.disp	gen .	disp	disp	gen	Operande		option	opiions	options	options	options	options	•	Operands						JUNCHORES NO TIME		Z. NSJZFAIO IGBI	Transfer for
	Set configuration register. (Privileged)	Clear selected bits in PSR. (Privileged if not Byte length)	Solution of the PSR (Priviloged if not Byte length)	Advise stack pointer	Since Addicated register. (Physicaged if PSR or INTBASE)	load dedicated register. (Privileged if PSR or INTDASE)	Save general purpose registers.	Company of the state of the sta	Description			Hoturn from internal (Privileged)	Political Property Comments	I clum from subroume.	Procedure).	Restore registers and reclaim stack frame (CXII	Procedure).	Save registers and allocate stack frame (criter	n trap.	Flag nap.	Supervisor call.	Call external procedure using descriptor.	Call external procedure.	Branch to subroutine	Jump to subroutine.	Add 4-bit constant and branch it non-zero.	Multiway branch.	Conditional branch.	Branch (PC Relative).	Jump.	Description			Chin translation bytes for unlibythile.	Chin over string 1 entries.	Compare translation string 1 byles.	Compare string 1 to string 2.	Move string translating bytes.	Nove tring 1 to string 2.	Description	All string instructions and when no doctorisms to serve	not match its.	W (While match): End instruction it surish a stray work	maiches Ha.	U (Until match): End instruction if String 1 only	stop rather than incrementing.	Options on an surify management string pointers after each		an Country (Continued)

Table 2.2. NS32FX16 Instruction Set Summary (Continued)

Formal 4	GRAPHICS	FLOATING-POINT Formal Oper 11 MOVI 9 MOVI 9 MOVI 9 MOVI 11 SUBB 11 MULI 11 NEG 11 NEG 11 NEG 12 POL 12 DOI 12 SCA 11 NOI 11 NOI 11 NEG
Operation Thiri Shift Shift Chift Chift Bhift FFS	Operation REGOR REGION	Oberation Oberation Oberation NOONE
Operands gon.gen gen.gen gen.gen gen.gen gen.gen	Operands options options options options options options options	Operanda  gen.gen
Operation Operands Description  Test bit.  Till gen.gen Test and set bit.  SBITI gen.gen Test and set bit, hierbocked.  CBITI gen.gen Test and clear bit, interbocked.  CBITI gen.gen Test and clear bit, interbocked.  FFS: gen.gen Test and Invert bit.  FFS: gen.gen Find first set bit.	Description  Bit-sligned block transfer 'Off.  Bit-sligned block transfer 'ANU'.  Bit-sligned block transfer fast 'Off.  Bit-sligned block transfer 'XOff.  Bit-sligned block source to destination.  Bit-sligned word transfer.  External bit-sligned block transfer.  Move multiple pattern.  Test bit string.  Set bit string.	Description  Move and shorton a long value to standard.  Move and shorton a standard value to long.  Move and lengthon a standard or long floating.  Convert any integer to standard or long floating.  Convert to integer by rounding.  Convert to largest integer less than or equal to value.  Add.  Subtract.  Multiply.  Divide.  Compare.  Negate.  Take absolute value.  Load FSR.  Store FSR.  Polynomial Step.  Dot Product.  Binary Scale.  Binary Scale.  Binary Log.  No operation.  Wait for interrupt.  Diagnose. Single-byte "Branch to Self" for hardware breakpointing. Not for use in programming.




FIGURE 4-17. Non-Power-On Reset

Note: 1: During Reset the  $i \overline{G} (\widetilde{G})$  signal munit be high high.

Here 2: Alter  $\overline{B} \widetilde{S} \overline{1}$  is desirented the first but cycle will be an instruction letch at address zero.




FIGURE 4-18. NMI Interrupt Signal Timing




FIGURE 4-19. INT Interrupt Signal Detection

Note 1; Once PHT is essented, it must remain assented until it is echnomicalped. Note 2; PHTA is the interrupt Acknowledge bus cycle (not a CPU signet), Refer to Section 3.4,1 and Table 3.4,

8

?

## 4.0 Device Specifications (Continued)




FIGURE 4-14. Interlocked Bus Cycle




FIGURE 4-15. Clock Waveforms




FIGURE 4-16. Power-On Reset

## 2.0 Architectural Description (Continued)

### 2.4 GRAPHICS SUPPORT

The following sections provide a brief description of the NS32FX16 graphics support capabilities. Basic discussions on frame buffer addressing and BifBLT discussions on frame buffer addressing and BifBLT on the NS32FX16 graphics support instructions can be found in the NS32CG16 Printer/Display Processor operations are also provided. More detailed information Programmer's Reference.

### 2.4.1 Frame Butter Addressing

riters are two basic addressing schemes for relorencing pixels within the frame buller: Linear and origin. The Cartesian space is generally defined as having the origin in the upper tell. A movement to the address of the corresponding bit in memory. Carlesian single number to each pixel representing the physical Carlesian (or x-y). Linear addressing associates a increases the y coordinate. right increases the x coordinate; a movement downward relative to a point in the Cartesian space taken as the representing the x and y coordinates of the pixel addressing associates two numbers to each Pixel

Cartesian space (x = 0, y = 0) corresponds to the bit address 'ORG'. Incrementing the x coordinate the Carlosian space and the physical (BIT) address in Thus, the linear address of a pixel at location (x, y) in the Cartesian space can be found by the following momory is shown in Figure 2-10. The origin of the The correspondence between the location of a pixel in coordinate increments the bit address by an amount increments the bit address by one. Incrementing the y expression. opresoning the warp (or pitch) of the Cartesian space.

### ADDR - ORG + y \* WAHP + x

Warp is the distance (in bits) in the physical memory space between two vertically adjacent bits in the Carlosian space.

sequences to set a single pixel given the x and y coordinates. Example 2 shows how to create a fat pixel by setting four adjacent bits in the Carlosian space. Example 1 below shows two NS32FX16 Instruction

Example 1: Set pixel at location (x, y)
Setup: R0 x coordinate

Instruction Sequence 1:

OTTOS SOLTO	Instruction	HULD OUIGA SULTD
HI, [WARP-1], RO	Instruction Soquence 2:	WARP, RI RO, RI HI, ORG
: SET PIXEL		; Y*WARP ; X=BIT OFFSET ; SET PIXEL

::

#### Instruction Sequence: Example 2: Create lat pixel by setting bits at locations (x, y), (x + 1, y), (x, y + 1) and (x Setup: 110 x coordinate HI y coordinale . 1.y + 1).

SBITD FABRED FAR ADDOD FABRED
RI, (MARP-1), RO RI, ORG RI, ORG RI, ORG RI, ORG RI, ORG RI, ORG
BIT ADDRESS SET FIRST PINEL (N+), YI SECOND PINEL (X, Y+)) (X, Y+)) (X, Y+)) (X, Y+)) (X, Y+)) (X+), Y+) (X+), Y+) (X+), Y+)




FIGURE 2-10. Correspondence between Linear and Cartesian Addressing

### 2.4.2 BliBLT Fundamentals

arbitrary size rectangle of an image from one part of the frame buffer to another. During the data transfer operator that provides a mechanism to move BiBLT, Bit-aligned Alock Transfer, is a general performs a logical operation (e.g., AND, Oil, XOII) between these two areas and stores the result back to two roclangular areas, source and dostination, and also called Raster-Op: operations on rasters. It defines between the source and the destination data. BitILT is process a bitwise logical operation can be performed the dostination. It can be expressed in simple notation ä

Source op Destination - Destination op: AND, OR, XOR, etc.

## 2.4.2.1 Frame Buller Architecture

the block to be moved ere expressed in terms of pixels and scan lines. The source block may start and end at any bit position of any word, and the same applies for plane-oriented or pixel-oriented BiIDLT takes advantage of the plane-oriented frame buffer The source and destination starting addresses are word, facilitating the movement of large blocks of data. architocture's attribute of multiple, adjacent pixels-per-There are two basic types of frame butter architectures: the destination block. expressed as pixel addresses. The width and height of

#### 2.4.2.2 Bli Alignment

Before a logical operation can be performed between the first pixel in the destination data block pixel at the top left corner) in the source data block to bits to the right in order to align the first pixel (i.e., the must lirst be bit aligned to the destination data. In the source and the destination data, the source data Figure 2-11 the source data needs to be shilled three


#### 2.4.2.3 Block Boundaries and Destination Masks

the destination data block, but not a part of the BiBLT rectangle) of the BiBLT destination scan line must any bil position in any data word. The neighboring bits (bits sharing the same word address with any words in Each BirBLT destination scan line may start and end at remain unchanged after the BitBLT operation.

> needed for all the leftmost and all the rightmost data memory operations must be word-aligned, in order to preserve the neighboring bits surrounding the BIBLT oporetion. words of the destination block. The left mask and tho destination block, both a loft mask and a right mask are Due to the plane-oriented frame buffer architecture, all right mask both romain the same during a BriBLF


line frame buffer which is organized as a long bit stream lowest word in memory (word address 00 (hex.)). origin (top left cornor) of the frame buffer starts from the which wraps around every two words (32 bits). The following example illustrates the bit alignment 16 bits wide. Figure 2.11 shows a 32 pixel by 32 scan requirements. In this example, the memory data path is 170

is 204 (hex) (the fifth pixel in the 33rd word). Each word in the memory contains 16 bits, D0-D15. The the third word). The destination block starting address BitBLT addresses are expressed as pixel addresses the first displayed pixel in a word. In this example teast significant bit of a memory word, DO, is dolined as (corresponding to 6 scan lines). The shift value is 3 width is 14 (hex), and the height is 06 (hex) block starting address is 021 (hex) (the second pixel in relative to the origin of the frame buffer. The source The block



. . .

· ;




ADQ-AD15

(VAL)

**MSLAVE** 

윎

א.ט ביייים ידיייו





ğ

EOH)

S10-S13

(SIA)US VALID

CYCLE

욁






FIGURE 4-12. SPC Timing

After transferring the fast operand to the FPU, the CPU turns OFF the output driver and holds SPC high with an internal Skt1 pullup. There is a minimum one clock cycle between the SPC output asserted by the CPU and the SPC input from the FPU.




FIGURE 4-13. Relationship of PFS to Clock Cycles

### **4**0 Device Specifications (Continued)






FIGURE 4-9. HOLD Acknowledge (Bus Initially Idie)

## 2.0 Architectural Description (Continued)





# 2. ii ši 9

FIGURE 2-12. Overlapping BitBLT Blocks

3

Ē

respectively. The left mask and the right mask are 0000,1111,1111,1111 and 1111,1111,0000,0000

Note 1: Zeroes in wher the left much or the right much indicate may distantion bits which will not be modified.

Note 2: The Bit (Includ) and EXTBLY instructions use different setup parameters and techniques.

### 2.4.2.4 BitBLT Directions

operation follows: the inner loop the actual data movement for a single calculated, and the test for completion is performed. In source and preceded by selup operations. In the outer loop the as a subrouline with two nested loops. The loops are a frame buffer. The operation itself can be considered A BirDLY operation moves a rectangular block of data in skeleton of the subroutine representing the BitOLT numbor of (aligned) words spanned by each scan line. scan line takes place. The length of the inner loop is the number of scan lines) of the block to be moved. A the length of the outer loop is equal to the height destination starting addresses are

INNERLOOP:	OUTERLOOP:	Di(OLT:
move data (logical operation) and increment addresses; (once per	calculate source, dest addresses; (once per scan line).	calculate BitBLT setup parameters; (once per BitBLT operation); such as width, height, bit misalignment (shift number), left, right masks, horizontal, vertical directions, etc.

	Kole:		CNI'F
by the programmer. The inner and outer hoops are automatically executed by the BilDLT instructions.	In the NS32f X16 only the setup operations must be done	done vertically.	done horizontally.

₩ord). done horizontally

inner loop from left to right or right to left, the outer loop from top to bottom (down) or bottom to top (up). Each loop can be executed in one of two directions: the

BiBLT rectangle is necessary to avoid destroying the BiBLT source data as a result of destination writes encountered while panning or scrolling. when they share pixels). This situation is routinely when the source and destination are overlapped (i.e., The ability to move data starting from any corner of the

in the destruction of source data (from a destination cases of overlap, as will be explained below. write) if the correct vertical direction is not used. destination rectangles overlap. Any overlap will result the BitBLT must be performed whenever the source and A determination of the correct execution directions of torizontal BitBLT direction is of concern only in certain

Hore, the Billly Trectangles are throo pixels wide by two scan lines high; they overlap by a single pixel in (a) and a single column of pixels in (b). For purposes of conclusions. illustration, the BitBLT is assumed to be carried pixel by pixel. Figures 2-12(a) and (b) illustrate two cases of overlap This convention does not affect 들으

cases, the choice of horizontal BitBLT direction may be screen is moved in a purely vertical direction, as in scrolling text. It should be noted that, in both of these In Figure 2-12(a), if the BiBLT is performed in the UP made arbitrarily. direction. Another example of this occurs any time the pixel of the destination. Due to the overlap, this pixel is also part of the uppermost scan line of the source direction (bottom-to-top), one of the transfors of the bottom scan line of the source will write to the circled Therefore, this BiBLT must be performed in the DOWN reciangle. data needed later is destroyed.

example, the correct direction is from right to left overwrite data which will be needed later. movement of data (panning). Recause the movement from source to destination involves data within the same scan line, the incorrect direction of movement will horizontal BuOLT direction may not be chosen arbitrarily. This is an instance of purely horizontal Figure 2-12(b) demonstrates a case in which 5

multiple shades of gray in single-bit-per-pixel systems. In a manner similar to the haltone process used in systems to incorporate a stipple pattern into an area three operands: source, destination and masknesture. by Adole Goldborg and David Robson, provides for 2.4.2.5 BIIBLT Variations This third operand is commonly used in monochrome Smallight 80 The Language and its Implementation. printing. Those stipple patterns provide the appoarance of The 'classical' definition of BitOLT, as described in

are essentially two-operand dovices, three-operand BirBLT operations can be implemented quite flexibly and While the NS32CG160 and the external BPU (if used) elliciently by performing the two operations serially. Testure ep1 Source op2 Destination - Destination

## 2.4.3 Graphics Support Instructions

each of them and the related formats are provided in the the operations they perform. General descriptions for instructions are divided into three groups according to supporting graphics oriented applications. These following sections. The NS32FX16 provides eleven instructions for

#### 2.4.3.1 BIBLT (Bit-aligned Block Transfer

which will be printed or displayed. to move characters and objects into the frame buffer BitBLT Processing Unit (BPU) to maximize performance. The other six are executed by the instructions works in conjunction with an external This group includes seven instructions. They are used NS32FX16. One of the

### Bil-aligned Block Transfer

Selup: Syntax: 88(function) Options 골공 base address, destination base address, source data

hin value height (in lines)

irst mask

232228 destination warp (adjusted) width (in words) source warp (adjusted) econd mask

Function: AND. OR, XOR, FOR, STOD QSP) Increasing Address

Options: IA Increasing BIT/BYTE order lines are transferred in the When IA is selected, scan (default option). Decreasing Address.

v B True Source (default

က် Inverted Source.

> operations between source and destination blocks. The operations available include the following:

> > ē

Source' respectively: 'dst' slands for 'Destination'. 'src' and 'src' stand for 'True Source' and 'Inverted

Note 1: For speed reasons, the BB instructions require the masks to be speched with respect to the source block In Figure 2.11 mashing was defined telebre to the

options .5 and DA are not evaluable for the

¥ 0.

Note 3: BRFOR instruction.
BBFOR performs the same operation as BBOR with IA

N N N (A and DA are mutually exclusive and so are S and -S. The wellh is defined as the number of words of source

¥•!• An odd number of bytes can be specified for the source will result in faster execution. . However, word alignment of source scen lines


horizontal direction is controlled by the IA and DA operations performed by the above instructions, with of the source and destination warps. options. The ventical direction is controlled by the sign the exception of BBFOR, are both programmable. The horizontal and vertical directions of the BitDLT the encodings for the 'op' and I' field Table 2-3 show the format of the BB instructions and Figure 2-13 and

22 18 15 0 0 0 0 0 0 0 0 X S 0
1 7
87
00001110

• D is set when the DA aption is selected • B is set when the S option is selected - X is set for BBAND, and it is clear for all ether BB instructions FIGURE 2-13. BB instructions Formal

TABLE 2-3. 'op' and 'I' Field Encodings

Instruction	Options	op' Fleid	7.50
(NATU	γθ3	1010	=
CA IV IV			2
HOEE	Yes	01.0	٩
HOXOH	Yes	1110	٤
	۶	8	2
DO FOR		,	2
001508	Y 63	0100	٩



X .: When the but is not ide, HOLD must be assested before the siding edge of CTTL of the bining state that preceds side 14 in order for the request to be acknowledged.

FIGURE 4-8. HOLD Acknowledge (Bus initially Not Idle)

## 4.0 Device Specifications (Continued)




FIGURE 4-7. DMAC initiated Bus Cycle

• Mete 3 Dunng a DMA cycle WAIT1-2 must be kept inactive unbest they are monitored by the DMA controller A DMA cycle is writer to a CPU. Ī Note: 1: ADS must be deadwated before state T4 of the DMA controller cycle cycle. The NS2FX18 generates TSO, RD, WR and DBE. The DMAC drives the addressidate lines HBE, ADS and DUN

3: During a DMA tycle, if the ADS signal is pulsed in order to beliefe a bus cycle, the HOLD signal must remain asserted until state T4 of the DMAC cycle

### 2.0 Architectural Description (Continued)

Setup: R0 Base address, source word BIT-ailgned Word Transler Syntax: BITWT flase address, destination double word

H2 Shift value

double word, stores the result into the destination double word and increments registers R0 and R1 by two. Before performing the OR operation, the source word is shifted the value in register R2. The BITWT Instruction performs a last logical Off operation between a source word and a destination left (i.o., in the direction of Increasing bit numbers) by

block Off operation. Its use assumes that the source data is clean and does not need masking. The BITWT format is shown in Figure 2-14. This instruction can be used within the Inner loop of a

۰_	2
0	-
0	1
0	
۰,	
0	1
0]	ļ.
	16
۰_	
0	5
0_	~
~ 7	
2-	
•]	
0_]	
0	
	_
٥_	7
0	•
•7	
٠	
4	
-1	
_	
۰٦	0

#### FIGURE 2-14. BITWT Instruction Format

External BitBLT

Syntax: EXTBLT

RI base address, desti	
base address, destination data width (in bytes)	addresses, source dala

828 height (in lines)
horizontal increment decrement temporary register (current

8 destination warp (adjusted) source warp (adjusted)

¥ oi R0 and R1 are updated after execution to point to the fart source and destination addresses plus related warps. R2, R1 and R5 will be modified. R4, R6 and R7 are returned unchanged.

Noi• 2:

Source and destination pointers should point to word-aligned operands to maximize speed and minimize

controlled by the sign of the contents of register R4. be performed in either horizontal direction, as block has been transferred. The BitBLT operation can and destination write bus cycles until the entire data generales a series of source read, destination read for more information on the BPU). The NS32FX160 loaded by the software before the instruction is executed (refer to the DPBS10 or DPBS11 data sheets (DPU). The external BPU Control Register should be conjunction with an external BitBLT Processing Unit his instruction performs an entire BitHLT operation in

before executing EXTBLT. Figure 2-15 shows the EXTBLT format. The bus activity for a simple Bills. executed to provide the right setting for the L bit just before executing EXTBLT. Figure 2-15 shows the Depending on the relative Bignment of the source and destination blocks, an extra source read may be required at the beginning of each scan line to load the read is performed. If L is 1, no extra read is performed. The instructions CMPQB 2,1 or CMPQB 1,2 could be pipoline register in the external BPU. The L bit in the PSR register determines whether the extra source

Option:

<u>ound</u>

count clear bits until a set bit is count set bits until a clear bit is

07	1
0	
0]	
0	
0 0 0	Į.
٦	<b>a</b>
0	15
0	•
8	i
٦	
-5	
	0 7
	8 7
	0 7
	0 7
1110000	0 7
	0 7
	0 7
	0 7
	0 7 0

213

2.4.3.2 Pattern Fill FIGURE 2-15. EXTBLT Instruction Format

Only one instruction is in this group. It is usually used for clearing fVAM and drawing patterns and lines.

Move Multiple Pattern

Syntax: MOVMPI

îup:	8	<b>D860</b>	address	<u>•</u>	3
		destinati	destination		
	2	pointer tr	pointer increment (in bytes)	703)	
	ਨ	numbor o	number of pattern moves	<b>5</b>	
	3	SOLUCE D	altern		

RI and RI are not modified by the instruction. R2 always be returned as zero. R0 is modified to reflect lest address into which a person was uniten.

be stored in rows, in columns, and in any direction, depending on the value and sign of R1. The MOVMPI destination area whose address is in register RO. The pattern count is specified in register R2. After each store operation the destination address is changed by instruction format is shown in Figure 2-16. the contents of register R1. This allows the pattern to This instruction stores the pattern in register fi3 into the destination area whose address is in register fi0. The

FIGURE 2-16. MOVMPI Instruction Format	23 16 15
2-16.	160
HOVMPI	15
instruc	<u> </u>
ilon I	7 00001
ormat	

The three instructions in this group can be used to compress data and restore data from compression. A compressed character set may require from 30% to 50%.

2.4.3.3 Data Compression, Expansion and

Magnity

character is needed, the data is expanded and stored in a FIAM buller. The expand instructions (SBITS, SBITPS) can also function as line drawing instructions. also be used to find boundaries of an object. As a dopending on the data and algorithm used. TBITS can less memory space for its storage. The possible compression ratio can be 50:1 or higher

Test Bli Siring

Symmax: Ibila opion	10110	opiron				_
Selup:	8	base	base address, source	, sour	e (byte	_
	!	address)	ق			
	Ð	Slarting	starting source bit offset	bit offse	=	_
	ਲ	destin	ation 1	in long	destination run longth limitod	_
		<del>6</del>				_
	8	maxim	maximum value run length limit			_
	E		maximum source bit officer	2	<u> </u>	-

X • : RD, R3 and R4 are not modified by the instruction execution. R1 reflects the new bit offset. H2 holds the

source bit offset or maximum run length value is memory until a set bit is found or until the maximum This Instruction starts at the base address, adds a bit offset, and tests the bit for clear if "option" - 0 (and the destination as a run length value. reached. The total number of clear bits is stored in (or soil). This insting for clear proceeds through for set il "ophon" - 1). Il clear (or set), the instruction increments to the next higher bit and tests for clear

the F flag is set to the value of the bit previous to the bit currently being pointed to (i.e., the value of the bit the maximum run length value and the bit was not the desired bit is found, or if the run length equalled case of a starting bit offset exceeding the maximum on which the instruction completed execution). In the with "option" = 0. After the instruction is executed. Offset is then ready for the next TBITS Instruction offset is adjusted to reflect the current bit address. When TRITS finds a set bit and terminates, the bit found. It is cleared otherwise. Figure 2-17 shows the and clear if the option was 0. The L flag is set when bit offset (R1 2 R4), the F flag is set if the option was 1 18ITS Instruction format.

1181 FOT 138 88 .	00000000	20 16 15
T AND CLEAR FOR	50100111	15 8
TBIS O.	00001110	,
	*8 SET FOR TRIES IT AND CLEAR FOR TRIES OF.	00 00 00 00 S0 10 01 11 00 00 11 10

Set Bit String

Syntax: SBITS

Setup: starting bit offset (signed)
number of bits to set (unsigned) base address of the destination

\*Here: R0 base address of the dostination R1 starting bit offset (signed) IZ number of bits to set (unsigned) R0 address of string book-up table When the instruction terminates, the registers are

and is typically used for data expension operations. The instruction draws the number of ones specified by the value in R2, starting at the bit address provided by SBITS sets a number of contiguous bits in memory to 1, 3 bookup table is used. The bookup table is specified in allow drawing of patterned lines, an external 1 Kbyle registers R0 and R1. In order to maximize speed and Programmer's Reference Supplement. NS32CG16 Printer/Display Processor

When SBITS begins executing, It compares the value in R2 with 25. If the value in R2 is less than or equal to 25,

are set in memory. If R2 is greater than 25, the F flag is set and no other action is performed. This allows the software to use a faster algorithm to set longer strings of bits. Figure 2-18 shows the SDITS instruction formal. the F flag is deared and the appropriate number of the

	•
00000	ā
00001	5
3	
==	0 7
0 0 0 0	
٥	0

618

FIGURE 2-18. SBITS Instruction Formal

Set BiT Perpendicular String

Syntax: SBITPS

3 base address, destination (byte address)

3.lup:

ಶನ≥ starting bit offset number of bits to set

destination warp (signed value, in

When the instruction terminates, the RO and R3 registers are returned unchanged. R1 becomes the final bit offset, R2 is zero

# .:

repeated until all the bits have been sot. A negative raster warp offset value leads to a 90 degree rotation. A positive raster warp value leads to a 270 degree rotation, if the R3 value is a (space warp + 1 or -1). number of bits in the string is specified in R2. After the first bit is sot, the destination warp is added to the bit address and the next bit is set. The process is application. SBITPS sets a string of bits starting at the bit address specified in registers RO and R1. The direction. This silows a lont to be expanded with a 90 or 270 degree rotation, as may be required in a printer than the result is a 45 degree line. If the It3 value is +1 or -1, a horizontal line results. The SBITPS can be used to set a string of bits in any

SBITS and SBITPS allow expansion on any 90 degree engle, giving portrait, landscape and mirror images from one font. Figure 2-19 shows the SBITPS instruction

23

FIGURE 2-19. SBITPS Instruction Format





FIGURE 4-6. Off-Chip and On-Chip Read Cycles

#### 60 Davice Specifications (Continued)



2.0 Architectural Description (Continued)




FIGURE 2-20. Bus Activity for a Simple BIIBLT Operation

- \*\*\*\*\* \*\*\* The example is for a block 4 words wide and 1 line high.
  The sequence is common with all logical operations of the DPS100P9311 BPU.
  Mash values, and values and number of bis places do not effect the performance.
  Zero well states are assumed throughout the BriBLT operation.
  The extra read is performed when the BPU populse register needs to be prebased.

2.4.3.3.1 Magnifying Compressed Data

#### resulting pattern to be wider, or a multiple of "length". Rostoring data is just one application of the SBITS and SHITPS instructions. Multiplying the Tength operand used by the SBITS and SBITPS instructions causes the As the pattern of data is expanded, it can be magnified can be accomplished by drawing a single line, then size of a logo. A magnify in both dimensions X and Y sizes of the same style of character, or changes the by 2x, 3x, 4x,..., 10x and so on. This croates several

duplicate the line, maintaining an equal aspect ratio. Reterence Supplement. NS32CG16 Printer/Display Processor Programmer's More information on this subject is provided in the


using the MOVS (Move String) or the UI) instructions to

## 2.5 FAX ACCELERATOR MODULE

arithmotic operations on vectors of complex numbors. High performance is achieved by using a Hardware Multiplior Accumulator, an Address Generator for main memory operand accesses, and an on-chip RAM The FAX Accelerator Module (FAM) performs

> The FAM executes complex arithmetic calculations on two vector operands. One vector is stored in the internal HAM array. The other vector is either organized as a circular buffer in the main memory or stored in the internal RAM array.

second operand is from either external memory or from the coefficient erray. Whate fatching operands for one vector element, the FAM performs the multiply and add operations on the previous vector element. Each complex multiply and accumulate operation requires two operand fetches, four multiplications and four operation in 8 clock cycles. a time, using its address generator. The first operand is letched from the coefficient array whereas the throughput of a complex multiply-accumulate manner. The FAM can letch up to two data elements at simultaneously rather than in a strictly soquential dillerent vector elements are performed pipoline. This allows for a significant performance additions. The FAM pipeline allows a maximal enhancement as each operand letch and execution on The FAM executes vector operations in a two stage



# FIGURE 2.21. Fax Accelerator Module Block Diagram

#### The following terms are used for the description of 2.5.1 FAM Operation

operations: 몰 Data from external memory fetched using the address generator. Coellicient memory element, entry [i] can directly accessed by CPU. be selected by address generator or

The FAX Accelerator Module can execute 6 basic Complex Accumulator. Complex Multiplier input register. The conjugate of D(i).

**ADDRESS** 

CONTENTS

VCMAC Vector Complex Multiply Accumulate

commands:

몰

.

STORE **VCMUL** Vector Complex Multiply **YCHAD** Vector Complex Multiply Add **VCMAG** Vector Complex Magnitude Read from C, A, Y, ST or CTL White Into C.Y.A. or CTL

COAD

VCMAC, VCMAD and VCMUL commands use the

following parameters:

D vector starting address
C vector starting address

Control bits Vector length

VCMAG command uses only the last three operands. FIGURE 2-22. Memory Organization of a Complex Vector 6.b.

## 2.5.1.1 Complex Number Representation

Complex numbers are organized as double words. Each double word contains two 16-bit 2's complement fractional integers. The less significant word contains the Real part of the number. The most significant word contains the Imaginary part of the number.

numbers stored in consecutive addresses. Complex vectors MUST be stigned to double word boundary. Figure 2-22 illustrates the memory organization of Complex vectors consist of arrays of complex Mector D.

0.4.0 £ **P**2 D+ 4"n +2 웋 0 hm( D(n)) Ro( Q∩]) Re( D(1)) **三〇〇** Re(D[0]) 王 只!

ADO-A015 WAI2 NAT I A16.423 CWAIT osi COIS 8 ä 舃 쀨 쵦 Ě Į ફ \$ 쾽 z ¥ FIGURE 4-4. Read Cycle ¥ ¥ 72 = J =

## 4.0 Device Specifications (Continued)

4.4.2 Timing Tables

4.4.2.1 Output Signala: Internal Propagation Delays, NS32FX16-15, NS32FX16-20 and NS32FX16-25

Capacitive Load: CTTL -100pF, all other outputs -50pF

Capacitive	Load: Citt .loopr,	, an other output	doc. em	٦					
Symbol .	Parameter	Reference	23	25 MHz	8	20 M L	15 M (z	7	Units
		•	<u>K</u>	X.	<u>F</u>	Mex	Min	Max	
=	Output valid time	形CTIL		12		ü		=	7.5
5	Output valid time	HID 3H		.5126		\$126 15		\$126 \$126	3
13	Output host time	HI 33A	٥	12	0	13	0	14	n <b>s</b>
2	Output hold time	HECTIL	0		0		0		ΩS
5	Input setup time	HECTIL	10		14		15		7.9
ප	Input hold time	HECTIL	2		2		2		3
17	Input setup time	неспі	20		21		z		3
<b>5</b> 8	input hold time	RECLIL	2		2		2		23
25	Input setup time	HECTIL	14		15		16		23
011	Input hold time	HE CITL	2		2		~		3
101	Pulse width	0.8V	10		15		૪		25
112	Output hold time	HECIT	.5 <u>2</u> 26		.5126		.5126 -2		25
113	Input setup time	FECTIL	12		=		15		3
114	Input hold-time	FECTIL	2		2		~		3
115	Input hold time	RECTIL	2		2		~		2
116	Output valid to		ō		16	•	õ		2
	strobe inactive						3		
E	input setup time	HECH	ē		1	3	3 2	ŝ	: =
120	OSCIN period	HE OSCIN	2	٤	3	٤	٤	٤	: 3
R	OSCIN right une	47.4	ن ن				ن زر		ā
122(1)	OSCIN low time	1.0V	0215		.520		÷ :5		2
25	OSCIN-CITL delay	4.2V RE OSCIN		×		8		ጸ	3
126	CTTL period	2.0V	40	1000	ၓ	1000	ક	000	23
127	CTTL high time	2.0V	.5126		.5 <u>.</u> 5		923		3
128	CTIL law time	0.8V	.\$126		.5126 -5		.5126 -6		2
129	CTIL fall time	HECTIL		-		5		6	2.0
120	CTTL rise time	FECTIL		۵		5		6	2
<b>9</b> 0	N I signal hold	alter interrupt acknowledge		•		-		•	period
132	OSCIN to FCLK RE delay	4.2V RE OSCIN to RE FCLK		15		8		8	2
2	RE delay	RE FOLK ID		õ		- i		10	25
134	FCLK ID CTTL FE delay	RE FOLK ID		6		10		5	20
									Į

1. Not 100% lested

# 2.0 Architectural Description (Continued)

### 2.5.1.2 Mac Operation

The ALU of the FAX Accelerator Module contains a 16\*16 multiplier and a 32-bit addor. Dits 15-30 (16 bits) of the result are rounded, and can be read by accessing the A register. It an overflow is detected during operation, the ST register OVF bit and either OPO or OP1 bits will be set to "1".

A 16-bit value is loaded into bits 15-30 of the Accumulator and the lower bits are set to "0". The value from bit 30 is copied into bit 31 for sign extension. Bit 14 is set to "1". An overflow is described whenever the value of bit 30 is different from the value of bit 31.

٠.

### 2.5.1.3 Instruction Set

Each instruction of the FAM is controlled by two opcode hits (OPC0 and OPC1), and two specifiers, CQJ
and CLR, CQJ specifies whether or not the operand on
port D of the multiplier needs to be conjugated prior to
multiplication. The CLR bit is used to extend the
instruction set. On VCMAC and VCMAG, CLR
specifies whether or not the Accumulator has to be
cleared at the beginning of the vector operation. On
VCMAD, CLR is set to specify that the operation. On
VCMAD, CLR is set to specify that the operation will
lignore the value of C[i], in VCMUL, CLR is set to
indicate that the value of D[i] is to be taken, instead of
1+D[i]. Table 2.4 is a summary of the various
1+D[i]. Table 2.4 is a summary of the various
1+D[i]. Table 2.4 is a summary of the various
1+D[i]. Table 2.5 is a summary of the Various
1+D[i]. Table 2.5 is a summary of the Various
1+D[i]. Table 2.6 is a summary of the Various
1+D[i]. Table 2.7 is a summary of the Various
1+D[i]. Table 2.7 is a summary of the Various
1+D[i]. Table 2.8 is sufficient of OPC1, OPC0,
CQJ and CLR bits in the CT1. register.

The summation is done on N elements of the vector.
All operands are complex numbers. Thus,

All operands are complex numbers. Thus,

A-∑ (C[i] x D[i]) breaks down to:

Re(A) = ∑ (Re(C[i]) x Re(D[i]) · Im(C[i]) x Im(D[i]))

Im(A) = ∑ (Re(C[i]) x Im(D[i]) + Im(C[i]) x Re(D[i]))

Note that the Accumulator (A), the multiplier input register (Y), the external data pointer (DPTR) and the coofficient pointer (CPTR) registers are used as temporary registers during vector operations. The values previously stored in those registers are destroyed. If the contents of the Accumulator (A) register after a FAM operation is used as an initial value for the next FAM operation, it should be noted that the locast significant bits of A (0+14) may contain a value other than zero.

### 2.5.1.4 Circular Builters

: \_

The FAM accesses arrays of data in external memory using the DPTR as an address pointer, DS0 and DS1 bits of the CTL register control the size of the array. The FAM allows a convenient way of handling the data array as in a FIFO. Only the appropriate number of the least significant bits of the DPTR are incremented on each access. The upper bits remain constant. Table 2.5 shows which bits are incremented. The rest remain

## TABLE 2.4. FAX Accelerator Instruction Sets

Module Performance, for more details. in 8 clock cycles. See Section 84, FAX Accelerator throughput of a complex multiply accumulate operation additions. The FAM pipeline allows a maximal two operand fetches, four multiplications and four complex multiply and accumulate operation requires additions on the previous vector element. Each element, the FAM performs the multiplication and operand. White fetching operands for one vector access and the coefficient array for the second at a time, using its address generator for main memory elements. The FAM can felch up to two data elements multiply-accumulate operations for different vector overlaps the execution of operand fetches and throughput in vector operations, its two stage pipeline The FAX Accelerator Module is designed for optimal 2.5.1.5 Performance Considerations

Access to the FAM registors while It is executing a vector operation are delayed (as if the CWAIT input is active). When the FAM finishes the operation, access to the registers proceeds.

The FAM uses the full bandwidth of the external bus during VCMAD, VCMUL or VCMAC oporations. While executing the VCMAG instruction, the bus is froe as no external operands are required. In this case the core CPU proceeds execution in parallel with the FAM operation.

 DSI	DSI DS0	External Buller Size(DW)	Constant Address bits	Incremented Address bits
 0	0	æ	A0, A5-A23	A1.A4
 0		16	A0, A6-A23	A1.A5
-	0	z	A0, A7-A23	A1.A6
		:		

During VCMAD, VCMUL or VCMAC operations, external HOLD requests will be granted at the end of each memory access. Note that interrupt requests cannot be acknowledged until the FAM finishes a vector

## 2.5.2 FAM Registers and RAM Array

the an-chip bus protocol. See Section 3.4.7. reference to the registers and the RAM is done using accessed as memory-mapped I/O devices. Any The FAM contains 7 registors and a 95 double-word RAM erray. These registors and internal RAM can be

the register momory locations should be a multiple of a byte-length. Word accesses must be on word unpredictable results. boundary, and double-word accesses must be on double word boundary. Failing to do so will cause All the registers, except for the Status Register (ST) ere rendable and writeable. ST is read only. Accessing

## 2.5.2.1 Coefficient RAM Array C[0]-C[95]

and holds one complex number. See Section 2.5.1.1. Each register in the coefficient array is 32-bits wide

on-chip memory for instructions and data storage. storage only. It can be used as a last, zero wait state Note that the RAM array is not limited to coefficient

only if the instructions are loaded into this IVAM using word-aligned accesses. This can be achieved by chip RAM with one restriction: storing data in the on-chip RAM can be done only il all the data is written moving aligned double words from the external memory to the on-chip RAM. Data can also be stored in the onusing aligned word or double-word accesses. However, the RAM can be used for instruction storage

## 2.5.2.2 Mulliplier Input Register Y

7. This 32-bit register holds one complex operand (see \$ Section 2.5.1.1). The Y register is mapped into two consecutive words called Y0 and Y1.

### 2.5.2.3 Accumulator A

This 32-bit register holds one complex result (see Sec. 2.5.1.1). The A register is mapped into two consecutive words, also called A0 and A1.

only bits 15-30 (16 bits) are accessible. The rest of the bits are used for a higher dynamic range on Internally, A0 and A1 are 32-bit registers, however intermediate calculations.

!	2.5.2.
	00:
	Pointer
3	ᄝ


releaded with zeros. The number of bits that are set to zero (which defines the size of the circular buller) is controlled by CTL. The least-significant word of the DIVIN pointer are incremented. When the end of a bullor is reached, the least significant bits of DP IN are called DPTR1. circular bullers, only the least significant bits of the This is a 24-bit pointer to the beginning of the data vector in the main memory. In order to implement DPTR is called DPTRO, and the most-significant byte is

- AESERVED

#### 2.5.2.5 Coellicient Memory Vector Pointer CPTR.

\$13 - \$13 - \$15 -

coefficient vector. The CPTR register holds the address and length of the



VCC1 - 3 1816 - 2 HOLOA - 1 HOLO - 68 R510 - 67 WAIT2 - 65 CWAIT - 64

80v - 90 37 - AD9 35 - A011 22 - A014 24 - A013

× - AD 10

- A014 Sigv-- vcca

39 - CNO3

(number of C reg). Start address of coefficient's vector

95.95

Length of coefficient's vector (in double

PSTI - ST

oscour

VD3

KOA

33

CAD6-160

Specifying 0 as the value of CPTRL will cause an unpredictable result.

2.5.2.6 Control Register CTL

operation. For more details see Section 2.5.1. The CTL register controls the various modes OPCI OPCO 8 × × S C 9

#### OPC1-0 Operation code

===8 YOMAC YOMAC Vector Complex Multiply
Vector Complex Multiply Accumulate Vector Complex Multiply Add

Vector Complex Magnitude

Ę

SCI

Register	Address	Length (bytes)	Direction
C[0]-C[95] reserved A P DPTR CPTR	FFFFD00 - FFFFD17F FFFFD180 - FFFFD4F FFFFD40 FFFFD40 FFFFD40 FFFFD40	96 x 4 = 384 640 4 4 2	RWW RWW
-	e con a	-	Ð
ST	*******		

ଞ୍ଚ

SIGZI SIGH

2.00

TABLE 2.6 FAM Register Address Map

#### 4.4.1 Definitions 4.4 SWITCHING CHARACTERISTICS

FIGURE

4-1. Connection Diagram

specifically stated otherwise. The All the liming specifications given in this section refer to 0.8V or 2.0V on the rising or latting edges of CTTL when the capacitive loading of CTTL is 100 pF, unless

specifications refer to 0.8 or 2.0V on the TTL output and input signals as litustrated in Figures 4-2 and 4-3, unless specifically stated otherwise.

ABBREVIATIONS: T.E.—uailing edge F.E.—falling edge L.E.—leading edge R.E.—rising edge




FIGURE 4-3.



Timing Specification Standard (Signal Valid Before Clock Edge)

#### 4.2 ABSOLUTE MAXIMUM RATINGS 6 Device Specifications (Continued)

Il Milliary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

these limits is not intended; operation should be limited permanent damage may occur. Continuous operation at Absolute maximum ratings indicate limits beyond which

> to those conditions Characteristics. specified under Electrical

Storage Temperature Temporature Under Dies -65°C to +150°C OC to 70°C

All input or Output Voltages with Respect to GND

-0.5V to +7V

overstress the part. Applying voltage on logic pins beyond that level might cause latchup to the product. Note: Applying voltage beyond that level might

u
ELECTRICAL
CHARACTERISTICS:
¥.
0°C to
: 10 +70°C,
C, V <sub>CC</sub> = 5V ±10%, GD =
5V ±
10%
8
•
8

	43 ELECTRICAL CHARACTERISTICS . A		0			
		Test Conditions	<u>E</u>	Typ	Max	Unli
oymuo.	Tarad local Voltage		20		VCC + 05	<
V 153	The second second				200	1
≨ 	Low Level Input Voltage		اي			1
××	OSCIN Input Low Voltage				6.5	1
VYL.	OSCIN Input High Vollage		4.5	L		^
3	High Level Output Voltage Lou - 400 HA	Lu - →00 μλ	2.4			_
					0.45	<
VOL	Low Level Output Voltage OL = 4 mx	OL - 4 mx			3	т
=	Input Load Current	VCC = 5.5V. VSS = 0V. VIN = 0, 5.5V(1)	5		5	3
1	l eakage Current	V = 5.5V, VSS = 0V, VOUT = 0.4, 5.5V	20		8	۶
7	(low)	V.,. = 0.4V. SPC in Input Mode				₹
					4.0	₹
-	Clic input current (ww)	250 120		170	240	3
S	Supply Current	25 Mer. 1A = 25°C, 1001 = 0(2)		[		

Note: 1: For all locals, except  $\overline{\rm SPC}$ . Note: 2: LCC is effected by the C and M bits in the CFO register; see Section 3.2.1.

## 2.0 Architectural Description (Continued)

DS0-DS1 Data:Buffer Size

8 double-words 16 double-words 32 double-words 64 double-words

2 details, see section 2.5.1.3. Clear Accumulator (A0 and A1) when set to 1 prior to beginning the operation. For more

ဥ conjugated prior to multiplication. operand in port D of the multiplier will be Conjugate when set to 1. The value of the

· .

### 2.5.2.7 Status Register ST

The ST register holds the status of the last vector

QVF	7
×	
×	
×	
.×	
×	
QP 1 QP	
ခွ	•

9 Š Overflow occurred on calculation of A1. Overflow occurred on calculation of A0. Overflow Indication (see section 2.5.1.2)

The ST register is cleared to 0 in the following cases:

— the user writes directly to either A0 or A1,
— the user writes to the CTL register,

-upon reset.

## 3.0 Functional Description

### 3.1 POWER AND GROUNDING

The NS32FX16 requires a single 5-Volt power supply applied on 5 pinst VCC1-VCC5.

respectively. If VCC and ground planes are not used, should be connected to VCC and ground planes For optimal noise immunity, the power and ground pins S Grounding connections are made on 6 pins: GND1-

pairs as close as possible in the NS32FX16. VCC and ground. They should be attached to VCC. VSS 1.0 μF tantalum capacitor should be connected between capacitors can be used for this purpose. In addition, a noise lovel to a minimum. Two standard 0.1 µF coramic Decoupling capacitors should also be used to keep the

#### 3.2 CLOCKING

signals: OSCIN and OSCOUT. The NS32FX16 provides an internal oscillator that interacts with an external clock source through two

Either an external signal phase clock signal or a crystal can be used as the clock source. If a single-phase clock source is used, only the connection on OSCIN is baded with no more than 5 pF of stray capacitance. The voltage level requirements specified in Section 4.3 must required; OSCOUT should be lelt unconnected or also be met for proper operation

When operation with a crystal is desired, special care should be taken to minimize stray capacitances and inductances. The crystal, as well as the external IIC components, should be placed in close proximity to the OSCIN and OSCOUT pins to keep the printed circuit trace lengths to an absolute minimum.




FIGURE 3-1. Power and Ground Connections





FIGURE 3-2(a). Crystal Interconnections TH OC



pin to a power point, and from each GND pin to a ground single conductors should be run directly from each VCC

point. Daisy chained connections should be avoided.

FIGURE 3-2(b). Crystal Interconnections
- 40 MHz, 50 MHz

RCL Component Value

6 8	Froquency (Mill)
33 33 34	RI (ku)
88	(pF)
20	<u>a</u>
200 200	<u>ĕ</u> Β
0.6	£ _
21 25	E 75

TABLE 3-1. External Oscillator Specifications

### Crystat Characteristics

....A1-Cut

Maximum Series Resistance501	10. 50 Mile - Third Overtono (parellol)	Stability 0.01% from 0°C to 70°C	Type 0.005% at 25°C
ž ž	. 3 !	≘ී ෆ්	ನ ೪

### 3.2.1 Power Save Mode

CTIL and FCLK. The frequency is affected by the clock trequency required by the CPU (INHz). reduce the CTTL clock frequency below the minimum register. The power save mode should not be used to solocied by properly setting the C and M bits in the CFG scaling factor. Scaling factors of 1, 2, 4 or 8 can be at times when the computational domand docreases. be used to significantly reduce the power consumption dorive the internal clock as well as the external signals The device uses the clock signal at the OSCIN pin to The NS32FX16 provides a power save feature that con

maximum clock rate is selected. Upon reset, both C and M are set to zero; thus

only be controlled by programs running in supervisor the SETCFG instruction, the power save feature can Due to the fact that the C and M bits are programmed by

current for a crystal frequency of 50 MHz. the various scaling factors, and the resulting supply The following table shows the C and M bit settings for


## Clock Scaling Factor vs Supply Current


0 0	C
3 A N -	Scaling Factor
25 M k 12.5 MHz 6.25 MHz 3.13 MHz	CPU Clock Frequency
170 mA 91 mA Am 02 0 mA	Typical Icc at +5V

#### 3.3 RESETTING

The ITSII input pin is used to reset the NS32FX16. The CPU samples RSII on the falling edge of CTTL.

Whenever a low level is detected, the CPU responds





traps are eliminated. The Internet latch for the edgemornory are discarded; and any pending interrupts and terminated; any results that have not yet been written to sensitive NMI signel is cleared. immedialely. Any instruction being executed is

oporation. Whenever a Reset is applied, it must also remain active for not less than 64 CTTL cycles. See ell on-chip voltages are completely stable boloro On application of power HSTI must be hald low for at loast 50 µs altor VCC is stable. This is to ansure that remain active for not less than 64 CTTL cycles. Figures 3-4 and 3-5.

While in the Resct state, the CPU drives the signals ADS, RID, WR, Diffe, TSO, UPI), and DDIN inactive ADD, AD15, A16, A23 and SPC are floated, and the state of all other output signals is undefined.

the same frequency as OSCIN. The internal CPU clock and CTTL run at hall the frequency of the signal on the OSCIN pin. FCLK runs at

will begin execution at address 0. condition for approximately 8 clock cycles and then it signal is driven high, the CPU will stay in the reset The FIOLD signal must be kept inactive. After the RST

to 0. Nikil is enabled to allow Non-Maskable Interrupts. The following conditions are present after reset due to

the PSR being reset to 0: fracing is disabled.

Supervisor mode is enabled.

No trace traps are pending.

Only INN is enabled. INT is not enabled.

BPU is inactive high. eddressing mode is indicated. The Clock Scaling Factor is set to 1; refer to Section

the NS32202 if vectored interrupts are desired. If nonvoctored interrupts are required, a SETCFG without the instruction must be executed to declare the presence of solected. While interrupts are disabled, a SCICIG (I)

no floating point unit, a SETCFG without the [F] must be elso not been declared. If there is a Floating-Point Unit, a SETCFG [F] instruction must be executed. If there is

ST0-ST3 0001 -- Idin: WAIT Instruction. significant bit. Encodings are: Bus cycle status code. STO is the least 0000 — Idio: CPU inactive on bus Bus Status

Address/Data Bus.

Bit 0 is the least significant bit of ead

Autiplexed Address/Data Informati

The PSR is reset to 0. The CFG C and M bits are reset

1<u>50</u>

Supervisor stack space is used when the TOS

U/9

Note that vector/non-vectored interrupts have not been

[i] must be executed. The presence/absence of the NS32081 or NS32381 has

> 0101 — Interrupt Acknowledge. 0100 -- Interrupt Acknowledge Master 0010 - FAM Data Transfer. 0011—Idle: Waiting for Sieve Cascaded. ADO-AD15 4.1.4 input-vulput signata

1011 - Read Read-Modily-Write 1010-Data Transfer. 1001 — Non-Sequential instruction 1000 — Sequential Instruction Fetch Felch.

1111 - Broadcast Slave ID. 1110-Read Slave Status Word. 1101 — Transfer Slave Operand. 1100 - Read for Effective Address Operand.

beginning of state T2 of a bus cycle. Timing State Output.
The falling edge of TS0 Identifies the User/Supervisor. of state 14. The rising edge identifies the beginning

Activated during CPU or DMA write cyclos to enable writing of data to memory or perpherals. Write Strobe. Supervisor Mode. User or Supervisor Mode status. High Indicates User Mode; low indicates

.

... 15

¥:

0110 - End of Interrupt, Master. 0111 — End of Interrupt, Cascaded

SPC 

Ž03 Data Direction. latches. During HLDA asserted, I signal becomes an input and the C Address Strobe. external DMA Controller is used, A external DMA cycle and generate monitors it to detect the beginning of can be used for controlling the addr Signals the boginning of a bus cycle TOX resistor. should be pulled up to VCC through elevant strobe signals. When

becomes an input and determines i activation of RD or WR. Slave Processor Control. the data transfer during a bus cyc During FILDA asserted, this sign Status signal indicating the direction

output for slave processor transfused by a slave processor instruction Used by the CPU as the data sire icknowledge completion of a sla

See Sec		WAIT2 Binary w		triggered) used reset.	RSTI Reset Input.	OSCIN Crystati Input from source.	NMI Non-Maskable A High-to-Low tr requests a non-m		The CPU provi	Rete: II the saynchronously, violated in this synchronize it synchronize it possibily of me	HOLD Hold Reques When active, release the multiprocessing 3.5.	es aeried weii-stat states di edded c (become	wait stat 12 and 6 WAIT1-1 the CPL	CWAIT Continuous Causes the	GND1-8 Ground	4.1.1 Supplies VCC1-8 Power	4.1 PIN DESCRIPTIONS	4.0 Davica op
See Section 3.4.3.	asserted) or at the end of the last 13 or 13W state in which CWAIT is asserted.	Binary weighted Inputs, allowing from zero to three wait states to be specified. The WAITs WAITs value is sampled by	State inputs.	to genera		Crystat/External Clock Input. Input from a crystal or an external clock source.	Non-Maskable Interrupt.  A High-to-Low transition on this signal requests a non-maskable interrupt.	A low level on this pin requests a maskable interrupt, INT must be asserted until the interrupt is acknowledged.	The CPU principe only one synchronization stage to maintain the HLDI, leavery. This is to second append depardminen, in-case of heavy ROLD acturity (e., DIAA controllar cycles interseved with CPU cycles).	Note: If the ROLD signal is generated asynchronously, as easy, and hold times may be violated in the state, it is recommended to synchronize it with CTIL to minimize the possibility of metastable states.		asserted (low) and the corresponding west-rate counter is initialized. The walt states due to WAIT: WAIT? (if arr) are added only after CWAIT is removed (becomes high). See Section 3.4.3.	wait states if sampted low at the end of 12 and each tollowing T3 or T3W state. WAIT1: WAIT2 inputs are sampled by the CPU during T3 or T3W II CWAIT	Signale Continuoue Walt. Causes the CPU to Insert continuous	Cround		SHOI	Specifications
	RSTO	ž	<b>;</b>	PFS		OSCOUT	<u>[</u>	ĀŠ	HLDA	XI BE	FCLK	DBE	CTTL1-2	BPD	ALE	A16-A23	4.1.3 Outp	
system reset.	Reset Output.	Activated during CPU or DMA read cycles to enable reading of data from memory or regishers!	of execution of an instruction.	Program Flow Status.  A pulse on this line indicates the beginning	an external clock source is used to drive OSCIN.	Crystal Output. This line is used as the return path for the crystal (if used). It must be left open when	Interlocked Operation. Whon active (low), indicates that an interlocked operation is being executed.	Internal Address Strobe. Signals the beginning of an on-chip bus cycle. IAS is a status signal used for debugging and tracing.	bus.  Hold Acknowledge.  Activated by the CPU in response to the HÖLD input to indicate that the CPU has released the bus.	Cha register, see section J.C.I.  High Byte Enable.  Status signal used to enable data transfers on the most significant byte of the data	Fast Clock.  This clock is derived from the clock waveform on OSCIN. Its frequency is either the same as OSCIN or is lower, depending upon the scale factor programmed into the	Oata Buffers Enable. Used to control external data buffers. It is active when the data buffers are to be enabled.		BPU Cycle.  Activated (tow) during a bus cycle to enable an external BitBLT processing unit. The	Address Latch Enable. Controls address latches.	High-Order Address Bits. These are the most significant 8 bits of the memory address bus.	Output Signals	

# 3.0 Functional Description (Continued)

In general, a SETCFG Instruction must be executed in the reset routine, in order to properly configure the CPU. The options should be combined and executed in a single instruction. For example, to declare vectored interrupts, a Floating-Point unit installed, and buil CPU clock rate, execute a SETCFG [F] Instruction. To declare non-vectored interrupts, no FPU, and full CPU clock rate, execute a SETCFG [] instruction.




FIGURE 3-4. General Reset Timing




FIGURE 3-5. Power-on Reset Requirements

#### 3.4 BUS CYCLES

The CPU will perform a bus cycle for one of the following reasons:

- To write or read data, to or from memory or periphoral devices. Peripheral input and output are memory-mapped in National's Embedded System Processor family.
- To letch instructions into the eight-byte instruction queue. This happens whenever the bus would otherwise be idle and the queue is not already full.
- To acknowledge an interrupt and allow external circuitry to provide a vector number, or to acknowledge completion of an interrupt service routine.

٠.

- 4) To transfer information to or from a Slave Processor.
- To indicate an internal bus cycle (e.g., read of an on-chip FAM control register).

In torms of bus timing, cases 1 through 3 above are identical. For timing specifications, see Section 4. The only external difference between them is the four-bit

Slave Processor cycles differ in that separate control signals are applied and there is no address involved (Section 3.4.9).

When using an external DMA channel, NS32FX16 still generates bus control signals if the DMA controller provides inputs that indicate the beginning of the DMA cycle (ADS) and the cycle type (DDIN). However, the address is generated in this case by the external DMA Controller.

Controver.

Case 5 does not represent an active bus cyclo (\$\overline{ADS}\$ not asserted; Instead, a special address strobe, IAS\$, is asserted). The purpose of these cycles is to allow a debug or trace device (e.g., ISE) to track bus transactions inside the chip.

#### 3.4.1 Bus Status

The NS32FX16 CPU presents four bits of Bus Status information on pins ST0-ST3. The various combinations on those pins indicate why the CPU is performing a bus cycle, or, if it is idle on the bus, then why it is idle.

The Bus Status plns are interpreted as a four-bit value, with ST0 the least significant bit. Their values decode as follows:

- 0000 The bus is idle because the CPU does not need to perform a bus access:
- 0001 The bus is idle because the CPU is executing the WAIT instruction.
- 0010 -- FAM Data Transfer.
- 0011 The bus is idle because the CPU is waiting for a Slave Processor to complete an instruction.
- 0100— Interrupt Acknowledge, Master.
  The CPU is performing a Read cyclo to acknowledge an interrupt request. See Section 3.4.6.
- 0101 Interrupt Acknowledge, Cascaded. The CPU is reading an interrupt vector to acknowledge a maskable interrupt request from a Cascaded Interrupt Control Unit.
- 0110— End of Interrupt, Master.
  The CPU is performing a Read cycle to indicate that it is executing a Return from Interrupt (RETI) instruction at the completion of an interrupt's service procedure.
- 0111— End of Interrupt, Cascadod.
  The CPU is performing a read cycle from a Cascaded Interrupt Control Unit to indicate that it is executing a Return from Interrupt (RETs) instruction at the completion of an interrupt's service procedure.

  Sequential Instruction Force.
- The CPU is reading the next sequential word from the instruction stream into the instruction Queue. It will do so whonever the bus would otherwise be idle and the queue is not already full.
- 1001 Non-Sequential Instruction Felch.

  The CPU is performing the lirst letch of instruction and after the hostilities. Original Programmes.

1011 1010 The CPU is reading an operand which will subsequently be modified and rewritten. The write cycle of RMW will have a "write" The CPU is reading or writing an operand of Read RMW Operand. en instruction.

1101

<del>=</del> 8 The CPU is reading information from memory in order to determine the Elective Address of an operand. This will occur whenever an instruction uses the Memory Read for Effective Address Calculation. Relative or External addressing mode.

1 50 1

instruction.

The CPU is initiating the execution of a Slave Processor Instruction by transferring the first byte of the instruction, which represents the slave processor identification. Broadcast Slave ID.

Processor, or it is issuing the Operation Word of a Slave Processor instruction. The CPU is either transferring an Instruction operand to or from a Slave See Section 3.4.9.2. The CPU is either transferring

Read Stave Processor Status.

Ξ

The CPU is reading a Status Word from a Stave Processor after the Stave Processor has signalled completion of an

Table 3-5 gives the protocols followed for each Floating-point instruction. The instructions are referenced by instruction, see Appendix A. their mnemonics. For the bit encodings of each

Set Relerence Manuel). modes are interpreted (see Series 32000 Instruction

Long Floating).

Processor Status Word (Figure 3-26).

TABLE 3-5. Floating-Point Instruction Protocols

PSR B

The Operand issued columns show the sizes of the operands issued to the Floating-Point Unit by the CPU. To indicates a 32-bit Double Word, "I indicates that the instruction specifies an integer size for the operand (B = Byte, W = Word, D = Double Word). "I indicates that the instruction specifies a Floating-Point size for the operand (F = 32-bit Standard Floating, L = 64-bit for the operand (F = 32-bit Standard Floatin The Returned Value Type and Destination column gives the size of any returned value and where the CPU places it. The PSR Bits Affected column indicates which PSR bits, if any, are updated from the Slave The Operand class columns give the Access Class for each general operand, defining how the addressing 0 0

Word Formal

0 0

0 0

"Out": Terminate Protocol, Trap New PSR 88 Value(s) FIGURE 3-28. Slave Proce

Any operand indicated as being of a cause a transfer if the Register addressectied. This is because the Floating are physically on the Floating-Point therefore available without CPU assistant

read.i	read.F	read.f	read.f	read.i	read.! read.!	Operand 1
write.f	write.L write.F	write.i write.i	read.f	write.f write.f	mw.l	Operand 2 Class
_	C 21		-			Operand 1 Operand Issued Issued
N/A	\$ <b>\$</b>	*	-	* * * *		Operand 2
1 to Op.2	L to Op.2 F to Op.2	1 to Op.2 1 to Op.2 1 to Op.2	N/A	1 to Op.2	8 Op 2 8 Op 2	Returned Value Type and Dest

none N,Z,L 000 000

200

707e 200 3. 34.

D - Double Word N ... POLYI SCALBI SCALBI

read.I read.I write.I

1 to Op.2

9 50

SFSR

write.D

33

D to Op 2

¥ S V MOVE HOUNDS HOUNDS

MOVE

CMX

NEO NON DIVI ADO

Mnemonic

I - Integer size (B. W. D) specified in mnemonic.

t=Floating.Point type (F, L) specified in immeriorist. N/A = Not Applicable to this instruction.

ဗ

# 3.0 Functional Description (Continued)

5) Set "Return Address" to the address of the first byte of the trapped instruction.

6) Perform Service (Vector, Return Address), Figure

3.7.8.3 Trace Trap Sequence

i) In the Processor Status Register (PSR), clear the P

3) Push the PSR copy onto the Interrupt Stack as a 16-2) Copy the PSR into a temporary register, then dear PSR bits S, U and T.

4) Set "Vector" to 9. DI VALUE.

5) Sel "Return Address" to the address of the next

FIGURE 3-25. Slave Processor Prolocol

instruction.

## Perform Service (Vector, Return Address), Figure

3.8 SLAVE PROCESSON INSTRUCTIONS

is validated by the F bit in the CFG register. by a slave processor. The floating-point instruction set the Boating-point instruction set, as being executable The NS32FX16 supports only one group of instructions

external floating-point unit (FPU) is not used. without any slave processor communication attempted by the CPU. This allows:software emulation in case an If a floating-point instruction is encountered and the F bit in the CFG register is not set; a Trap (UND) will result,

## 3.8.1 Slave Processor Protocol

Slave Processor instructions have a three-byte Basic Instruction field, consisting of an ID Byte followed by an Operation Word. The ID Byte has three functions:

1) it identifies the instruction as being a Slave Processor instruction.

 It determines the formal of the following Operation It specifies which Slave Processor will execute It.

significant half of the Data Bus (ADO-AD7). All Slave Processors input this byte and decode It. The Slave Processor selected by the ID Byte is activated, and from this point the CPU is communicating only with it. If any other slave protocol was in progress (e.g., an applying Status Code 1111 (Broadcast ID, Section initiates the sequence outlined in Figure 3-25. White Upon receiving a Slave Processor Instruction, the CPU Word of the Instruction. , the CPU transfers the ID Byle on the least-

> Sieb Status Combinations: Send ID (ID): Code 1111 Xier Operand (OP): Code 1101 Read Status (ST): Code 1110 Ş <u>د</u> د 1885 Statue CPU Reads Results (If Any). CPU Reads Status Word. (Trap) Slave Starts Execution, CPU CPU Sands ID Tyte.
> CPU Sands Operation Word.
> CPU Sands Required Operands. Slave Pulses SPC Low. Prefetches. Action

It, and at this point both the CPU and the Slave Processor are aware of the number of operands to be transferred and their sizes. The Operation Word is Status Code 1101 (Transfer Stave Operand, Section 3.4.1). Upon receiving it, the Stave Processor decodes The CPU next sends the Operation Word while applying pins AD8-AD15 and 8-15 appear on pins AD0-AD7. swapped on the Data Bus; that is, bits 0-7 appear on

Using the Addressing Mode fields within the Operation World, the CPU starts feithing operateds and Issuing them to the Slave Processor. To do so, it references Operand, Section 3:4.1). Status Code applied is 1101 (Transfer Slave Processor CPU is solely responsible for memory accesses, these extensions are not sent to the Slave Processor. The any Addressing Mode extensions which may be appended to the Slave Processor instruction. Since the

pulsing SPC low. Processor starts the actual execution of the Instruction. Upon completion, it will signal the CPU by After the CPU has issued the last operand, the Slave

for Slave). the CPU will wait, applying Status Code 0011 (Waiting the CPU is free to prefetch instructions into its quow. If it tills the queue before the Slave Processor finishes, While the Slave Processor is executing the instruction

protocol, but will immediately trap through the Stave vector in the Interrupt Table. Certain Stave Processor the Slave Processor. The CPU will not continue the 0) is sel, this indicates that an error was detected by read a Status Word from the Stave Processor, applying Status Code 1110 (Read Stave Status). This word has Siatus Word. instructions cause CPU PSR bits to be loaded from the the format shown in Figure 3-26. If the O bit ("Out", Bit Upon receiving the pulse on SPC, the CPU uses SPC to

aborted Slave instruction), this transfer cancels

the CPU white applying Status Code 1101 (Transfo Read cycles from the Slave Processor are performed by result, if any, and transfer it to the destination. The last step in the protocol is for the CPU to read

### 3.0 Functional Description (Continued)

## 3.4.2 Basic Read and Write Cycles

3.7 for a road cycle, and Figure 3.8 for a write cycle. to either memory or peripheral device is shown in Figure The sequence of events occurring during a CPU access

poripheral device is capable of communicating with the CPU at full speed. If not, then cycle extension may be requested through CWAIT and/or WAIT1-2. The cases shown assume that the selected memory or

A full-speed bus cycle is performed in four cycles of the CTTL clock signal, labeled T1 through T4. Clock cycles not associated with a bus cycle are designated Ti (for idle").

informing external circuity that a bus cycle is starting and of providing control to an external fatch for demultiplexing Address bits 0-15 from the ADO-AD15 pins. See Figure 3-6. AD15 and A16-A23. It also provides a low-going pulse on the ADS pin, which serves the dual purpose of During T1, the CPU applies an address on pins ADO

> romovos the address latch strobe from the critical path 3.7). This eliminates the need for inverting the existing ADS off-chip to generate the address latch strobe, and cycles, and in external DMA cyclos, ALE is assorted However, using the ALE output signal is suggested for controlling the address latch. In normal CPU read (high) at T4, and is deassorted (low) at T1 (see Figure

> > ţ

In CPU road and write cyclos that access the on-chip FAM, in slave cycles and in non-DMA idle states, ALE is always high. ALE is active (high) after reset. ALE is During this time also the status signals DIDIN, indicating never Tri-State

become valid. the direction of the transfor, and HIBE, indicating whether the high byte (AD8-AD15) is to be referenced.

to either accept or present data. Note that the signals A16-A23 remain valid and need not be latched. During T2 the CPU switches the Data Bus, AD0-AD15

3





FIGURE 3-6. Bus Connections



3.1.1 PRIVILLE ANNUAL TRANSPORTE interrupt and trap requests as follows: The NSJ2FX16 CPU Internally prioritizes simultaneous

Interrupt source is Cascaded. (More negative values are reserved for future use.) Perform the following:

Sequence

begins either at the next instruction boundary or at the pin receives a failing edge, or the INT pin becomes active with the PSRI bit set. The interrupt sequence case of string or graphic instructions that have interior next interruptible point during its execution, as in the

1. If a String instruction was interrupted and not yet

2. Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, T, P and

3

. . . . . .

.

a. Reed a byte from address FFFE0016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1). Discard the

b. Sel Vector to 0.

address FFFE0016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1).

6. If "Byte" >= 0, then set "Vector" to "Byte" and go to

1) Traps other than Trace (Highest priority)

3) Maskable Interrupts

(Lowest priority)

3.7.8 Exception Acknowledge Sequences: Detail Flow

9. Perform Service (Vector, Return Address)

Stack as a 16-bit value.

8. Push the PSR copy (from Step 2) onto the Interrupt

Acknowledge, Cascaded: Section 3.4.1).

read and Status Code 0101 (Interrupt

type of interrupt or trap. This sequence will include pushing the Processor Status Register and establishing the CPU first performs a sequence dependent upon the Upon detecting any interrupt request or trap condition, interrupt and trap acknowledge sequences, a single sequence called "Service" is defined in Figure 3-24. For purposes of the following detailed discussion of the Service sequence. a Vector and a Return Address. The CPU then performs

3.7.8.1 Maskable/Non-Maskable Interrupt

loops. The graphics instructions are interruptible. This sequence is performed by the CPU when the NMI

a. Clear the Processor Status Register P bit.

Set "Return Address" to the address of the first byte of the interrupted instruction. Otherwise, set "itelum Address" to the address of the next instruction.

3. If the interrupt is Non-Maskable:

Read a byte from address FFFF0016, applying Status Code 0100 (Interrupt Acknowlege, Master: Section 3.4.1). Discard the byte read.

Set "Vector" to 1.

c. Go to Step 8.

4. If the interrupt is Non-Vectored:

byle read.

c. Com Step 8.

5. Here the interrupt is Vectored. Read "Byte" from

b. Road Voctor applying the Cascade Address just Read the 32-bit Cascade Address from memory. The address is calculated as INTBASE • 4 \* Bylo.

2) Non-Maskable Interrupt

4) Trace Trap

3) Read the Program Base pointer from memory

2) Move the Module field of the Descriptor into the

Vector\*4+INTBASE Register contents.

temporary MOD Register.

1) Read the 32-bit External Procedure Descriptor for the Interrupt Dispatch Table: address is

Service (Vector, Return Address):

4) Read the new State Base pointer from the memory address contained in MOD, placing it into the SB address MOD + 8, and add it to the Offset field from the Descriptor, placing the result in the Program Register. Counter.

5) Flush Queue: Non-sequentally fetch first instruction of Interrupt Routine.

6) Push MOD Register onto the Interrupt Stack as a 16bit value. (The PSR has already been pushed as a 16-bit value.)

7) Push the Return Address onto the Interrupt Stack as a 32-bit quantity.

8) Copy temporary MOD Register to MOD Register. FIGURE 3-24: Service Sequence Invoked during All Interrupt/Trap Sequences

3.7.8.2 Trap Sequence: Traps Other Than

1) Restore the currently selected Stack Pointer and values at the start of the trapped instruction. the Processor Status Register to their original

2) Set "Vector" to the value corresponding to the trap

SLAVE: 2.40 Vector=3
Vector=4.
Vector=5.
Vector=6.
Vector=7.
Vector=8. Vector-10.

3) Copy the Processor Status Register (PSR) into a jemporary register, then clear PSR bits S, U, P and

Push the PSR copy onto the Interrupt Stack as a 16 bit value.

ນ

#### <u>သ</u> (၁ Functional Description (Continued)

### 3.7.4 Non-Maskable Interrupt

from the bus. interrupt is faken as 1, regardless of the value read The Non-Maskable Interrupt is triggered whenever a falling edge is detected on the NMI pin. The CPU performs an Interrupt Acknowledge, Master bus cycle when processing of this interrupt actually begins. The for Maskable interrupts in that the address presented is FFFF0016. The vector value used for the Non-Maskable nterrupt Acknowledge cycle differs from that provided

No special bus cycles occur on return. Interrupt using the Return from Trap (RETT) Instruction The service procedure returns from the Non Maskable

For the full sequence of events in processing the Non-Maskable Interrupt, see Section 3.7.8.1.

Traps are processing exceptions that are generated as direct results of the execution of an instruction. The recognized by NS32FX16 CPU are: as they are not associated with external events. Traps is the address of the first byte of the instruction during which the trap occurred. Traps do not disable interrupts, Return Address pushed by any trap except Trap (TRC)

detected by the Floating Point Unit during the execution of a Stave Instruction. This trap is requested via the Status Word returned as part of the Stave Processor Protect (Section 3 8 1) Protocol (Section 3.8.1). Trap (SLAVE): An exceptional condition was

Trap (ILL): Illegal operation. A privileged operation was attempted while the CPU was in User Mode (PSR bit

was executed. Trap (SVC): The Supervisor Call (SVC) Instruction

by zero. (The SLAVE trap is used for Floating Point division by zero.) frap (DVZ): An allempl was made to divide an inleger

Frap (FLG): The FLAG instruction detected a "1"

preculad. frap (BPT): The Breakpoint (BPT) instruction was

(TRC): The instruction just completed is being raced. See Section 3.7.6.

y the CPU. rap (UND): An undefined opcode was encountered

### 1.7.6 Instruction Tracing

ebugging to single-step through selected portions of a regram. Tracing is enabled by setting the T-bit in the SR Register. When enabled, the CPU generates a istruction tracing is a feature that can be used during Trap (TRC) elier the execution of each

tivaled. If any other trap or interrupt request is made ne end of ring a raced instruction, its entire service procedure t the beginning of each instruction, the T bit is copied to the PSR P (Trace "Pending") bit. If the P bit is set at an instruction, then the Trace Trap

> instruction, and guaranteeing that the florum Address pushed during a Trace Trap is always the address of the next instruction to be traced is allowed to complete before the Trace Trap occurs. Each interrupt and trap sequence handles the P bit for proper tracing, guaranteeing only one Trace Trap per

and P bits in the PSR, in some cases a Trace Trap may not occur at the end of the instruction. This happens LPRW PSR, is executed. when one of the privileged instructions, BICPSRW Due to the fact that some instructions can clear the T

the PSR copy of the Interrupt Stack that is going to be Instruction to return to the program being traced. If the RETT or RETI instructions have to be traced, the Trace Trap Service Procedure should set the P and T bits in restored in the execution of such instructions. should make sure that the T bit in the PSR copy saved on the Interrupt Stack is set before executing the RETT instruction has been executed, the service procedure provided that special care is taken before returning from the Trace Trap Service Procedure. In case a BICPSRB In other cases, it is still possible to guarantee that a Trace Trap occurs at the end of the instruction, the instruction,


during a single-siep of one of the graphics instructions, the therrupt will be serviced. Upon return from the interrupt will be serviced. Upon return from the interrupt service routine; the new NS32FX16 instruction will not be re-entered, due to a single-step trap. Both the NMI and fRT interrupts will cause this behavior. Another be taken with the single-step trap. If an interrupt occurs EXTBLT, MOVMP, SBITPS, TBITS), special care musi While debugging the NS32FX16 instructions which have interior loops (BBOR, BBXOR, BBAND, BBFOR, and the instruction will complete normally. resume from where the instruction was interrupted There are no side effects from this early termination, single-step operation (S command in DBUC/MON16) will

be required to complete the instruction, ONLY when interrupts are occurring. mentioned above, several single-step commands may trapping back to the debugger. On the instructions operation will complete the entire instruction before For all other Series 32000 instructions, a single-step

natructions. appearance of There are some suggested methods to give the single-stepping for these NS32FX16

- 1. MON16 monitors the return from the single-step being single-stepped by inspecting the first byte of the address pointed to by the PC register. If it is to ensure that one of the NS32FX16 instructions is 0x0E, then the instruction is an NS32FX16 specific single-step operation is repeated. It is also advisable since the tast single-step command was issued, the trap vector's PC value. If the PC has not changed
- A breakpoint following the instruction would also trap after the instruction had completed.
- # · If instruction tracing is enabled while the west instruction to when the interrupt service procedure has returned executed, the Trap (TRC) occurs efter the nest interrupt,


# 3.0 Functional Description (Continued)



1-1-210

FIGURE 3-8. OII-Chip Write Cycle Timing

မှု



#### သ (၁ **Functional** Description (Continued)


In a system which uses cascading, two tasks must be performed upon initialization:

1) For each Cascaded ICU in the system, the Mater which it receives the cascaded requests. ICU must be informed of the line number (0 to 15) on

Register. The 32-bit entry at this address must be set to the address of the Hardware Vector Register of the .1. Multiply this value by 4, and add the resulting negative number to the contents of the INTBASE A Cascade Table must be established in memory.
 The Cascade Table is located in a NEGATIVE Figure 3-18 Illustrates the position of the Cascade Table. To find the Cascade Table entry for a Cascaded Cascaded ICU. This is referred to as the "Cascade subtract 16 from it, giving an index in the range -16 to KU, take its Master KU line number (0 to 15) and 32-bit addresses, pointing to the Vector Registers of each of up to 16 Cascaded ICUs. direction from the location indicated by the CPU Interrupt Base (INTBASE) Register. Its entries are

> this address, the CPU performs an "Intorrupt Acknowledge, Cascaded" bus cycle, reading the linal vector value. This vector is interpreted by the CPU as an unsigned byte and can therefore be in the range 0 Cascade Address from the referenced entry. Applying uses it as an Index into the Cascado Table and roads itto voctor number. The CPU, soeing the negative value negative Cascade Table index instead of a (positive) Upon receipt of an Interrupt request from a Cascaded ICU, the Master ICU interrupts the CPU and provides the

It performs an "End of Interrupt, Cascaded" bus cycle, informing the Cascaded ICU of the completion of the Address from the Cascade Table, Applying this address, whereupon the Master ICU again provides the negative Cascaded Table index. The CPU, seeing a negative Instruction, as it would for any Maskable Interrupt. The CPU performs an "End of Interrupt, Master" bus cycle, procedure executes the Return from Interrupt (RETI) In returning from a Cascaded Interrupt, the service value, uses it to find the corresponding Cascade discarded. lervice routine. The byte read from the Cascaded ICU is



following that instruction rance it might have sampled the  $\overline{W_i^2}$  like below the KCU desirated if The could cause the CCU to provide an invalid vector  $T_0$  over over the problem the above constraint about the mediated with the CPU intertual

e Note: If an interrupt must be masked off, the CPU can do so by setting the corresponding but in the interrupt Mask Register of the interrupt Mask Regis of the interrupt Mask Register of the interrupt Mask Register o

### <u>ယ</u> ဝ Functional Description (Continued)

At this time the signals TSO (Timing State Output), DBE (Data Buffer Enable) and either RD (Read Strobe) or WR (Write Strobe) will also be activated.

will be extended. See Section 3.4.3. 12, on the rising edge of CTTL, the CWAIT and WAIT1-2 signals are sampled to determine whether the bus cycle and it occurs at least once in a bus cycle. At the end of The T3 state provides for access time requirements

If the CPU is performing a read cycle, the data bus (ADO-AD15) is sampled at the beginning of 14 on the rising edge of CTL. Data must, however, be hold a fifth longer to meet the data hold time requirements. The HD device providing the input data. so its rising edge can be safely used to disable the signal is guaranteed not to go mactive before this time

beginning of T4, anticipating the following bus cycle (if Write cycles remains valid from the CPU throughout T4. Note that the Bus Status lines (ST0-ST3) change at the T4, the fill or Will, and TSO signals go inactive, and on the falling edge of CTTL, DIJE goes inactive, having provided for necessary data hold times. The T4 state finishes the bus cycle. At the beginning of Data during

### 3.4.3 Cycle Extension

To allow sufficient access time for any speed of memory or peripheral device, the NS32FX16 provides for extension of a bus cycle. Any type of bus cycle except a Slave Processor cycle can be extended.

cycle can be clearly extended by causing the 13 state to be repeated. This is the purpose of the WAIT1-2 and In Figures 3-7 and 3-8, note that during T3 all bus CWAIT input signals. control signals from the CPU are flat. Therefore, a bus

At the end of state T2, on the rising edge of CTTL WAIT1-2 and CWAIT are sampled.

If any of these signals are active, the bus cycle will be extended by at least one clock cycle. Thus, one or CI'U at the end of state T2. They are ignored at all other of the above signals can be activated at one time will be inserted after the next T-State. Any combination more additional T3 states (also called wait state T3W) Howover, the WAIT1-2 inputs are only sampled by the

The WAIT1-2 inputs are binary weighted, and can be used to insert up to 3 wait states, according to the

WAIT2	WAIT1	Number of Walt States
Ē	HQ.	0
<u>.</u>	MO	_
WO	E H G	~
WO	MOJ	ú

CWAIT causos wait states to be inserted continuously as long as it is sampled active. It is normally used when the number of wait states to be inserted in the CPU bus cycle is not known in advance.

The following sequence shows the CPU response to the WATT-2 and CWATT inputs.

. Start bus cycle.

3. If the WATT 1-2 inputs are both inactive, then go to stop 6. Sample WAIT1-2 and CWAIT at the end of state 12.

4. Insort the number of wait states selected by

WAIT1-2. 5. Sample CWAIT egain.

Il CWAIT is not active, then go to step 8.
 Insert one wait state and then go to step 5.

Complete bus cycle.

3.4.4 Data Access Sequences

is due to CWAIT. Figure 3.9 shows a bus cycle extended by three wait states, two of which are due to WATT2 and one of which

individual byte addressing on a 16-bit bus. any memory address. The NS32FX16 provides a special control signal, High Byte Enable (HUE), which faciliates data item, regardless of size, may be placed starting at data bus imposes no restrictions on data alignment; any address; that is, it uniquely identities one of up to 16,777,216 eight-bit-memory:locations. An important feature of the NS32FX16 is that the presence of a 16-bit The 24-bit address provided by the NS32FX16 is a byte

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD0-AD7, is enabled to respond to even byte addresses; i.e., when the least connected to Data Bus pins AD8-AD15, is enabled when significant address bit (A0) is low. The other bank HBE is low. See Figure 3-10.




FIGURE 3-10. Memory Interface

Any bus cycle falls into one of three categories: Even Byre Access. Odd Byre Access, and Even Word Byre Access. All accesses to any data type are made up of Access. All accesses to any data type are made up of sequences of these cycles. Table 3-2 gives the state of A0 and HIBE for each category.

TABLE 3-2. Bus Cycle Categories

Even Byte Odd Byte Even Word	Category
00-	HBE
0-0	٥

Accessors of operands requiring more than one bus cycle are performed sequentially, with no ide T-States soparating them. The number of bus cycles required to soparating them. The number of bus cycles required to transfer an operand depends on its size and its alignment (i.e., whether it starts on an even byte address or an odd byte address). Table 3-3 is is the bus cycle performed for each situation. For the timing of A0 and HDE, see Section 3.4.2.

#### 3.4.4.1 Bit Accesses

The Bit instructions perform byte accesses to the byte containing the designated bit. The Test and Set Bit instruction (SBIT), for example, reads a byte, alters it, and rewrites it, having changed the contents of one bit.

### 3,4.4.2 Bit Field Accesses

An access to a Bit Field in memory always generates a Double-Word transfer at the address containing the least significant bit of the field. The Double Word is read by an Estract Instruction; an Insert instruction reads a Double Word, modifies it, and rewrites it.

3.4.4.3 Extended Multiple Accesses

3.4.4.3 Extended months in the Abultipy Extended Integer (MEI) instruction will the abultipy Extended Integer (MEI) instruction will enough a result in the result is in momory, the most significant half of the result is written first (at the higher address), then the least-significant half.

### 3.4.5 Instruction Fetches

Instructions for the NS32FX16 CPU are "prefetched": that is, they are input before being needed into the national and the entry of the eight-byte instruction Oseas. The CPU performs two types of Instruction Fetch cycles. CPU performs two types of Instruction Fetch cycles. Sequential and Non-Sequential. These can be distinguished from each other by their differing status combinations on pins \$10-\$13 (Section 3.4.1).


A Sequential Fetch will be performed by the CPU whenever the Dala Bus would otherwise be idle and the instruction Queue is not currently full. Sequential fetches are always Even Word Read cycles (Table 3-2). Fetches are always Even Word Read cycles (Table 3-2). A Non-Sequential fetch occurs as a result of any break A Non-Sequential fetch occurs as a result of any break a Non-Sequential flow of a program. Any jump or branch instruction, a trap or an interrupt, will cause the next instruction fetch cycle to be Non-Sequential, the addition, certain instructions flush the instruction fetch to display

in addition, certain instructions liush rine instruction queue, causing the next instruction fetch to display queue, causing the next instruction fetch to display Non-Sequential status, and that cycle after a break displays Non-Sequential status, and that cycle is either an Even Word Read or an Odd Byte Read, depending on whether the destination address is even or odd.

### 3.4.6 Interrupt Control Cycles

Activating the INT or NIAI pin on the CPU will initiate one or more bus cycles whose purpose is interrupt control rather than the transfer of instructions or data, restoration of the Return from Interrupt instruction (RETI) will also cause Interrupt Control bus cycles. These differ from instruction or data transfers only in the status presented on pins \$10-\$13. All Interrupt Control cycles are single-byte Read cycles.

Table 3.4 shows the Interrupt Control sequences associated with each interrupt and with the return from its service routine. For luft details of the NS32FX16 Interrupt structure, see Section 3.7.






FIGURE 3-21. Return from Interrupt (RETI) Instruction Flow

## 3.7.3.2 Vectored Mode: Non-Cascaded Case

In the Vectored mode, the CPU uses an Interrupt Control Unit (ICU) to prioritize up to 16 interrupt requests. Upon receipt of an interrupt request on the INT pin, the CPU performs an "interrupt Acknowledge Master" bus cycle reading a vector value from the low-order byte of the Data Bus. This vector is then used as an index into the Dispatch Table in order to find the External Procedure Descriptor for the proper interrupt service procedure. The service procedure eventually service procedure. The service procedure eventually which performs an End of Interrupt bus cycle, informing the ICU that it may re-prioritize any interrupt requests still ponding. The ICU providos the vector number again, which the CPU uses to determine whether it needs also to inform a Cascaded ICU.

In a system with only one ICU (16 levels of interrupt), the vectors provided must be in the range 0 through 127; that is, they must be positive numbers in eight bits. By providing a negative vector number, an ICU (lags the linterrupt source as being a Cascaded ICU (see below).

## 3.7.3.3 Vectored Mode: Cascaded Case

in order to allow up to 256 levels of Interrupt, provision is made both in the CPU and in the NS32202 Interrupt Control Unit (ICU) to transparently support cascading. Control Unit (ICU) to transparently support cascading. Figure 3-23 shows a typical cascaded configuration. Note that the interrupt output from a Cascaded ICU goes to an interrupt Request input of the Master ICU, which to the only ICU which drives the CPU (NT prin.

# 3.0 Functional Description (Continued)

# 3.7.2 Returning from an Exception Service

To return control to an interrupted program, one of two histoctions can be used: RETT (Return from Trap) and RETI (Return from Interrupt).

used deliberately as a call mechanism for supervisor mode procedures, RETT can also adjust the Stack RETT is used to return from any trap or a non-maskable interrupt service procedure. Since some traps are often Pointer (SP) to discard a specified number of bytes from the original stack as surplus parameter space.

RETI is used to return from a maskable interrupt service procedure. A difference of RETT, RETI also informs any external interrupt control units that interrupt service has completed. Since interrupts are generally asynchronous external events, RETI does not discard parameters from the stack.

Both of the above instructions always restore the PSR, MOO, PC and SB registers to their previous contents.


### 3.7.3 Maskable Interrupts

The INT pin is a layel-sensitive input. A continuous low level is allowed for generating multiple interrupt requests. The input is mastable, and is therefore enabled to generate interrupt requests only while the Processor Status Register I bit is set. The I bit is automatically cleared during service of an INT or NMI request, and is restored to its original setting upon return from the interrupt service routine was the RETT or RETI instruction.

I=0) or Vectored (bit I=1). The INT pin may be configured via the SETCFG Instruction as either Non-Vectored (CFG Register bit

### 3.7.3.1 Non-Vectored Mode

INT pin will cause an Interrupt Acknowledge bus cycle, but the CPU will ignore any value read from the bus and use instead a default vector of zero. This mode is useful in the Non-Vectored mode, an interrupt request on the for small systems in which hardware interrupt



POP AND DISCARD

# 3.0 Functional Description (Continued)

Other b	<b>₩</b> N →	Other b	N <b>-</b>	<b>⇔</b> .	N -	N -	Cycle
us cycles (instr Odd Byte Even Word Even Byte	BYIE? Odd Byle Even Word Even Byle	us cycles (instr Even Word Even Word	Even Word	Odd Byte Even Word	Even Word	Odd Byle Even Byle	Туре
uction prefets A+4 A+5 A+7	> 1 × 5 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 ×	uction prefets A + 4 A + 6	A A A A A A A A A A A A A A A A A A A	>>>	<b>*</b> * * * * * * * * * * * * * * * * * *	<u>&gt;</u> >	Address
Other bus cycles (instruction prelatch or slave) can occur here.  4 Odd Byte A+4 0 1 5 Even Word A+5 0 0 6 Even Byte A+7 1	0 0 0 0 0 0 0 0 0 0 0	Other bus cycles (instruction prefetch or slave) can occur here.  3 Even Word A+4 0 0 4 Even Word A+6 0 0 Even Word A+6 E. Odd Quad-Word A	D. Even Quad-Word  bytes ones	C. Odd Double-Word Access Sequence  O 1 BYTE 3 BYTE 2  O 0 0 Dyte 1  O 0 Double-World Access Sequence	B. Even Double-Word Access Sequence  BYTE 3  BYTE 3  O O BYTE 3  D O D Dyte	A. Odd Word	TABLE
r hore. 1 0	9 PAIE2	t here. 0 0 0 ord Access	ord Access	BYYES 1	Word Access	Odd Word Access Sequence  1 0 1 0	3-3. Access Sequences A0
Byla 4 Byla 6 Don'i Care	BYTE 2  Byte 0  Byte 2  Don't Care	Byte 5 Byte 7 Sequence	Byte 3  Dyte 3	evite 2 evite 1   Byte 0   Byte 2   Don't Care	BYIE 3 BYIE 1  Dyla 3	Quence  Byle 0  Don't Care	vences High 8us
Don'i Caro Nyio 5 Nyio 7	Pon'i Care Dyle 1 Dyle 3	Byte 4 Dyte 6	Oyle 0 Dyle 2	Byte 1 Byte 3	Byte 0 Byte 2	Don't Care Byte 1	Low Bus

point of the programmer.

	Interrupt Return None: Performed through Return from Trap (RETT) Instruction.	Interrupt Acknowledge 1 0100	Cycle Status		
interrupt Control Sequence	h Return from Trap (RET	. 91 00 3444.	A. Non-Maskable Interrupt Control Sequence	Address DON	
a interrupt	T) Instruction.	-	e Interrupt	TABLE 3-4. Interrupt Sequences AO HI	
Control		0	Control	A o	
Sequence		Don'i Care	Sequence	A0 High Bus	
		Don'l Care		Low Bus	

SUIVIS

MODULE ğ

(PUSH)

32 BITS

INTERRUPT STACK

PSA

RETURN ADDRESS

(HSD4)

32 BITS

Interrupt Return

VECTOR - (14) - PO

DESCRIPTOR (32 BITS)

INTERRUPT BASE INTBASE REGISTER


DISPATCH TABLE

CASCADE TABLE

ł

If the address in Odd (AO is high), then the CPU applies HIBE formand reads the vector number from this \$-15 of the Data Bus. The vector number may be in the sample 0-235.

:\{The CPU here uses the Cascade Index to find the Cascade Address.}
2 0101 Cascade 0 1 or 0 o None: Performed through Return from Trap (RETT) Instruction. Interrupt Acknowledge Interrupt Acknowledge 1 0100 Interrupt Return 1 0110 (The CPU here uses the Cascade Index to find the Cascado Address.)
Cascade 0 1 or 0 or
Address 0° 1° Interrupt Acknowledge Interrupt Return 0110 If the Cascaded ICU address is Even (AO is low), then the CPU apples HBE high and reads the vector number from bits 0.7 of the Oxio C. Vectored Interrupt Sequence: Non-Cascaded FFFE0016 FFFE0016 FFFE0016 FFFE00<sub>16</sub> FFFE0016 Addross B. Non-Vectored Interrupt D. Vectored Interrupt Sequence: Cascaded 0 0 0 0 0 8 0 Don't Care Don'i Care Don't Care Don't Care Don't Care Vector,range 0-255; on appropriate half of Data Bus for even/odd Don't Care Cascade Index:
. range - 16 to -1 Voctor: Same as in Previous Int Ack. Cycle Vector: Range: 0-127 previous Int. Ack. Cyclo Cascade Index: same as in Don'i Care Don'l Care



38

FIGURE 3-19. Exception Acknowledge Sequence

# 3.0 Functional Description (Continued)

### 1.7 EXCEPTION PROCESSING

Ecopions are special events that after the sequence if instruction execution. The CPU recognizes two basic ypes of exceptions: Interrupts and traps.

In Interrupt occurs in response to an event signalised by activating the fillid or livil input signals, interrupts are ypically requested by peripheral devices that require he CPU's attention.

fraps occur as a result either of exceptional conditions (e.g., attempted division by zero) or of specific instructions whose purpose is to cause a trap to occur (e.g. supervisor call instruction).

When an exception is recognized, the CPU saves the PC, PSR and the MOD register contents on the interrupt stack and then it transfers control to an exception service procedure.

Details on the operations performed in the various cases by the CPU to enter and exit the exception service procedure are given in the lollowing sections.

It is to be noted that the reset operation is not treated here as an exception, even though, like any exception, here as an exception, execution sequence. This is locause the CPU handles reset in a significantly different way than it handles exceptions.

Refer to Section 3.3 for details on the reset operation.

### 3.7.1 Exception Acknowledge Sequence

When an exception is recognized, the CPU goes through three major steps:

### 1) Adjustment of Registers.

Depending on the source of the exception, the CPU may restore and/or adjust the contents of the program Counter (PC), the Processor Status Register (PSR) and the currently-selectud Stack Pointer (SP). A copy of the PSR is made and the PSR is then set to reflect Supervisor Mode and soluction of the Interrupt Stack.

### 2) Vector Acquisition

A Vector is either obtained from the Data Bus or is supplied by default.

### Service Call

The Vector is used as an index into the interrupt Dispatch Table; whose base address is taken from the CPU Interrupt Base (INTBASE) Register. See Figure 3-18. A 32-bit External Procedure Call is performed using it. The MOD Register (16 bits) and Program Counter (32 bits) are pushed on the interrupt Stack.




FIGURE 3-18. Interrupt Dispatch and Cascade Tables

# 3.0 Functional Description (Continued)

### 3.4.7 On-Chip Bus Cycles

The bus cycles accessing registers of the on-drip FAX Accelerator. Module do not involve any off-chip resource. However, for observability reasons, the NS2FX16's bus Interface provides all the necessary information in order to allow a dobug or trace device (e.g. ISE) to track an on-chip bus transaction.

An on-chip bus transaction is very similar (timowise) to an off-chip bus transaction. However, the ADS, RD, will, TSO, and Diff outputs are not asserted by the CPU, instead, the NS32FX16 asserts a special output,

IAS. During write cycles to on-chip addresses, the data to be written can be observed on ADO-AD15.

Access to the FAM registers white it is executing a vector operation are delayed (as it the CWAIT input is vector). When the FAM limishes the operation, access to the registers proceeds. Those wait states cannot be observed on external pins.

The address on AD0-AD15 and A16-A23 during internal reference is the 24 least significant bits of the addressed internal register address.




FIGURE 3-11 (a). On-Chip Read Cycle

 $-A_{i,j}$ ... .

. - .


**C1S-01S** 

VAL III

STIVIS 1X

V18-V23

Δ¥



A00-A015

읡

AVLID

ネ

Æ

lã

FRECTED SIGNAL

熏

AVLID

١

Æ

(NEXT ADDR

힘

Ę

119011

ğ

FIGURE 3-11 (b). On-Chip Write Cycle

# 3.6 INSTRUCTION EXECUTION AND STATUS

In addition to the four bits of Bus Cycle status (STO

validity during any given bus cycle. See the Timing Specifications in Section 4.

II O (Interlocked Operation) is activated during an SBITI (Sel Bit, Interlocked) or CBITI (Clear Bit, Interlocked) instruction. It is made available to external bus arbitration circuitry in order to allow these instructions to implement the semaphore primitive operations for accesses performed by the interlocked instructions. multi-processor communication and resource sharing. ICO is guaranteed to be active during the operand

The admonstrates of \$100.0 is on a rycle by cycle basis. Therefore, it is possible to have \$10.00 active when, an interded of besteven is in progress. In this care, \$1,00 remains by and the interded of instruction continues only after \$100.0 is descripted.





Status Information on three separate pins. These pins differ from ST0-ST3 in that they are synchronous to the CPU's internal instruction execution section rather than to its bus interface section. STO), the NSJ2FX16 CPU also presents instruction

 $\overline{\text{PFS}}$  (Program Flow Status) is pulsed low as each instruction begins execution. It is intended for debugging purposes.

US originates from the U bit of the Processor Status Register, and indicates whether the CPU is currently running in User or Supervisor mode. Although it is not synchronous to bus cycles, there are guarantees on its

â

# 3.0 Functional Description (Continued)

(HOLD Acknowlodge) pins. By assering FÖLÖ low, an external device requests access to the bus. On receipt of HLDA from the CPU, the device may penform bus cycles, as the CPU at this point has set AD0-AD15, A16-23 and HIBE to the TRI-STATE® condition and has switched ADS and DÖIN for the input mode. The CPU now monitors ADS and DOIN from the estemal device to generate the relevant strobe signals (i.e., TSO, DBE, RD or WRI), To return control of the bus to the CPU, the device sets HÖLD hactive, and the CPU acknowledges return of the bus by setting HLDA fractive.


How quickly the CPU releases the bus depends on whether it is idle on the bus at the time the HOLD request is made, as the CPU must always complete the current bus cycle. Figure 3-16 shows the timing sequence when the CPU is idle. In this case, the CPU grants the bus during the immediately following clock

cycle. Figure 3-17 shows the sequence if the CPU is using the bus at the time that the HOLD request is made. If the request is made during or before the dock cycle shown (two dock cycles bolore) or before the cycle shown (two dock cycles bolore) at It felease the bus during the dock cycle following T4. If the request occure closer to T4, the CPU may already have decided to thiste enother bus cycle. In that case it will not grant the bus until aller the next T4 state. Note that this altuation will also occur if the CPU is idle on the bus but has intitated a bus cycle internally.

Note 1: During DMA cycles the WAIT1-2 signals should be hapt leading, unless they are also monatored by the DMA controller. If well states are required, GWAIT should be

The logic value of the status pins, STO-ST3, is undefined during DIAA activity.

X et e



# 3.0 Functional Description (Continued)

## 3.4.8 initiated by Off-Chip DMA Controller

Olf-chip DMA Controller requests are handlod by the Bus Access Control mechanism. When granted with the bus (I III DA asserted), the DMA Controller issues ADS and DUIN signals to the CPU and drives the address?

data buses. The CPU supports the DMA bus cycle by generating bus control signals as ItiD. Will, TSO and DIBE. As a rosult, the DMA bus cycles are very similar to the CPU bus cycles. This simplifies the memory system design significantly.




FIGURE 3-12. DMAC Initiated Bue Cycle

٠,-

SYSTEM RESET SYSTEM SYSTEM FIGURE 3-13(a). System Connection Diagram with the NS32081 FPU FIGURE 3-13(b). System Connection Diagram with the NS32381 FPU CPU CPU NS32FX16 ADQ-ACIS AD0-AC15 Ę SH 읽 ۶I 25 쯰 S SZ SABVIVO DATA DUS 16:917 ş ş 00.015 00-015 510 SE ह्री Š CIS 212 115 ş ĕ 쯰 510 쯰 NOE PS0 PS1 NS32081 ŝ NS32381 FPU DE SERVED RESERVED PESEUVE0 81 3 3 ADO-AD15 STO-STO CIIL FIGURE 3-14. Slava Processor Read Cycle 2 ă S 띪 힔 (") : CPU SAMPLES DATA BUS HERE Æ ě NEXT STATUS

In order to dotermine the type of transfer verify performed. SPC is bidirectional, but is driven by the CPU during all Slave Processor bus cyclos. See Section 3.8 for full protocol sequences.

PREV. CYCLE

the SPC pm is used as the data strobe for Slave Processor transfers. In a Slave Processor bus cycle, data is transferred on the Data Itus (ADD-AD15), and the stat us lines \$10-\$13 are monitored by the Slave Processo

.3.4.9 Slave Processor Communication

A Siave Processor bus cycle always takes exactly two clock cycles, inholed T1 and T4 (soo Figures 3.14 and 3.15). During a Head cycle SPC is active from the the cycle by one clock period, and are sampled at the leading edge of SPC. During a Write cycle, the CPU applies data and ectivates SPC at 11, removing SPC at T4. The Slave Processor latches slatus on the leading edge of SPC and latches data on the trailing edge. beginning of T1 to the beginning of T4, and the data is sampled at the end of T1. The Cycle Status pins lead


high during the stave cycle. The direction of a transfor is determined by the sequence ("protocof") established by the instruction under execution; but the CPU indicates the direction on the DDIN pin for hardware debugging no bus signals are generated. The ALE signal remains The CPU does not pulse the Address Strobe (ADS) and

> of bus cycles, least significant word first. A Quad Word is transferred in two pairs of Slave cycles, with other bus cycles possibly occurring between them. The A Slave Processor operand is transferred in one or more Slave bus cycles. A thyto operand is transferred on the least-significant byto of the Oata Bus (ATX) bus. A Double Word is transferred in a consocutive pair of bus cycles, least-significant word first. A Quad AD7), and a Word operand is transferred on the entire

### 3.5 BUS ACCESS CONTROL

word order is from least-significant word to most

its access to the bus upon request from a DMA controller or another CPU. This capability is implemented on the ROLD (Hold Request) and HOLD. The NS32FX16 CPU has the capability of relinquishing



.

2

à

09/234,427 <u>PATENT</u>

### **EXHIBIT 9**

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Group Art Unit: 2183

Amos Intrater et al.

Examiner: D. Pan

Appln. No.: 09/234,427

Filed: January 20, 1999

SUPPLEMENTAL AMENDMENT (TO OFFICE ACTION DATED MAY 31, 2002)

For: INTEGRATED DIGITAL SIGNAL

CERTIFICATE OF MAILING

PROCESSOR/GENERAL PURPOSE CPW hereby certify that this correspondence is being deposited with the

WITH SHARED INTERNAL MEMORY United States Postal Service, postage prepaid, in an envelope,

addressed to Box Non-Fee Ama, Commissioner for Patents. Washington D.C. 20231-9999 on Avaust 28, 2003

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the aboveidentified application as follows:

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

18. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

-1-

Atty. Docket No.: 100-14299 (P01469-R1)

27. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only executing a single instruction when said information is loaded into the register.

36. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only executing a single instruction when said information is loaded into the register.

### REMARKS

This is a supplemental amendment to the amendment filed on October 19, 2001. The supplemental amendment includes all of the text from the prior amendment, and addresses the comments noted by the Examiner in the Office Action of May 31, 2002.

Specifically, applicant has underlined the claims presented on pages 1-2 of this amendment to be in conformance with 37 CFR §§1.121(h) and 1.173(d). In addition, applicant hereby submits a hard copy and a microfiche copy of data sheet NS32FX16 labeled as Appendix A. Further, a new 3.73(b) statement, citing reel 6184, frame 0772, and reel 5262, frame 0743, is enclosed.

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

Dated: 8-28-02

Mark C. Pickering Registration No. 36,239

Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

### APPENDIX

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

**PATENT** 

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

09/234,427 <u>PATENT</u>

### **EXHIBIT 10**

### STATEMENT UNDER 37 CFR 3.73(b)

Applicant: Amos Intrater et al.						
Application No.: 09/234,427 Filed: January 20, 1999						
Entitled: Integrated Digital Signal Processor/General Purpose CPU With Shared Internal Memory						
National Semiconductor Corporation , a corporation						
(Name of Assignee) (Type of	Assignee, e.g., corporation, partnership, university, government agency, etc.)					
states that it is:						
1.  the assignee of the entire right, title, and interest; or						
2. an assignee of an undivided part interest						
in the patent application identified above by virtue of either:						
A. [/] An assignment from the inventor(s) of the patent application iden and Trademark Office at Reel 5262 Frame 0743						
$\frac{6184}{\text{OR}}$ , Frame $\frac{0772}{\text{OR}}$ , or for which a copy						
B. [ ] A chain of title from the inventor(s), of the patent application iden	tified above, to the current assignee as shown below:					
1. From:						
The document was recorded in the Patent and Trademark	Office at					
Reel, or for which a c	opy thereof is attached.					
2. From: To:						
The document was recorded in the Patent and Trademark Reel, or for which a c						
3. From: To						
The document was recorded in the Patent and Trademark Reel, or for which a c						
[ ] Additional documents in the chain of title are listed on a supplemental sheet.						
[ ] Copies of assignments or other documents in the chain of title are a	attached.					
The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee.						
0/22/00 ////////////						
9/22/02 Date	Signature					
/						
John M. Clark, III  Typed or printed name						
Sr. Vice President, General Counsel						
	Title					

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amou of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES C COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

### ASSIGNMENT

WHEREAS, WE, AMOS INTRATER. MOSHE DORON, GIDEON INTRATER and LEV EPSTEIN, hereinafter referred to as "ASSIGNORS", have invented certain new and useful improvements as described and set forth in the belowidentified application for United States Letters Patent: Title of Invention: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY Date of Execution: 2/21, 2/27, 3/4/90 1/18/90 Filing Dates WHEREAS, Matignet Semiconductor Corportion, corporation of the State of Delimere, 2900 Semiconductor Drive. Santa Clara. CA 95052-8090 hereinefter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same; NOW, THEREFORE, TO ALL WHOM BY MAY CONCERN: So it known that, for and in consideration of the sum of One Dollar (\$1,00) Lewful money paid to Assigner by Assigner, receipt of which is hereby acknowledged, Assignors has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the seld invention, said application for United States Latters Fatent, and any Letters Fatent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renewels, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this acaignment and transfer not been made, to the full end and term of any Letters Patent. Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignme in the prosecution of said application and/or applications, execute, verify, actnowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of sebigment and transfer thereof, and will perform such other acts as Assignee leviculy may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to west title thereto in said Assignee, or Assignee's successors and assigns. IN TESTINOMY UNEREOF, Assignor has hereunto signed his name to this easignment on the dates Indicated below. A. WARATUR STATE OF Hong Kong COMITY OF

on this 21stday of <u>February</u>, in the year of <u>1990</u>, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.

NOTARY PUBLIC HONG KONG

ا
P
Q
~
į
-
į

IN TESTIMONY UMEREOF, Assignor has hereunto signed his ness to this essign STATE OF California COUNTY OF SAUTH CLAR on this of day of the above-named executed the person whose ne actional expensions to be the person whose ne actional expeditions of the case. in the year of 1990, before me, the undersigned notary and essignor, known to me (or proved to me on the besis of these name is subscribed to the within instrument, and CONTRACTOR PROPERTY OF THE PRO OPFICIAL SEAL
SHERRY E MICHES
NOTARY PUBLIC - CALIFORNIA
SANTA CLARA COUNTY
Freires Oct. 13, 1950 My Commission Expires U.C. 12, 1272 BOOD FOR BOOD STATE A Land his name to 1 IN TESTINENT UNEREOF, Assignor has hereunto signed his name to STATE OF ISRAEL COUNTY OF CITY OF HERZLIYA March in the year of 1990 eppeared the above-named rate) to be the person whose he executed the same. indicated below. STATE OF ISRARL COUNTY OF CITY OF HERZLIYA on this 4 day of March in the year of 1990 before so, the undersigned no factory evidence) to be the person whose name is subscribed to the within instrument, and

Not.No. 1636



RECORDED
PATENT AND TRADEMARK
OFFICE

MAR 1 5 1990

NSE 6.98



UNITED STATES DEPARTMENT OF COMMERC Patent and Trademark Office ASSISTANT SECRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

DATE: 09/01/92 TO: MICHAEL J. POLLOCK LIMBACH & LIMBACH 2001 FERRY BUILDING SAN FRANCISCO, CA 94111

RECEIVED

SEP 2 2 1992

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT LIMBACH & LIMBA

1469 THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT BRANCH OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE U.S. PATENT AND TRADEMARK OFFICE ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT ASSIGNMENT PROCESSING SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT BRANCH, NORTH TOWER BUILDING, SUITE 10C35, WASHINGTON, D.C. 20231

ASSIGNOR:

DOC DATE: 04/29/92

INTRATER, AMOS

ASSIGNOR:

DORON, MOSHE

DOC DATE: 04/29/92

ASSIGNOR:

INTRATER, GIDEON

DOC DATE: 04/29/92

ASSIGNOR:

EPSTEIN, LEV

DOC DATE: 04/29/92

ASSIGNOR:

GREISS, ISRAEL

DOC DATE: 04/29/92

ASSIGNOR:

VALENTATEN, MAURICE

RECORDATION DATE: 07/01/92

DOC DATE: 04/29/92

NUMBER OF PAGES 004 REEL/FRAME 6184/0772 DIGEST : ASSIGNMENT OF ASSIGNORS INTEREST

ASSIGNEE:

NATIONAL SEMICONDUCTOR CORPORATION A CORPORATION OF DELAWARE 2900 SEMICONDUCTOR DIRVE, SANTA CLARA, CA 95052-8090 6184/0772 PAGE 0002

SERIAL NUMBER PATENT NUMBER

7-467148

FILING DATE

01/18/90 00/00/00

ISSUE DATE 00/00/0

EXAMINER/PARALEGAL

ASSIGNMENT BRANCH ASSIGNMENT/CERTIFICATION SERVICES DIVISION COPY

467,148

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

AMOS INTRATER ET AL.

Serial No. 07/467,148

Filed: January 18, 1990

For: INTEGRATED DIGITAL

SIGNAL

PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL

**MEMORY** 

2302 Group Art Unit: RECEIVE

D. Pan Examiner:

.นน 4 ก 199

O

PATENT

TRANSMITTAL OF ASSICRAL BY

2001 Ferry Building San Francisco, CA 94111 (415) 433-4150

BOX ASSIGNMENT Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

sir:

Transmitted herewith is an Assignment for recordation in the above-identified patent application.

Also enclosed herewith is a check in the amount of \$720.00 of which \$40.00 is to cover the assignment recordation fee.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 12-A duplicate copy of this sheet is enclosed. 1420.

By:

Respectfully submitted, LIMBACH & LIMBACH

Dated: June 29, 1992

Michael J. Pollock Reg. No. 29,098

Attorneys for applicants LIMBACH & LIMBACH 2001 Ferry Building San Francisco, CA 94111

Qur Atty. Docket No.: NSC1-11800

070 AA 07/08/92 07467148

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being d ing United States Postal Service as First Class Mail i audrassed to: Commissioner-of Patents and Trade

1 5 Washington, AC 20231/200

### **ASSIGNMENT**

WHEREAS, WE. AMOS INTRATER, MOSHE DORON, GIDEON INTRATER, LEV EPSTEIN, ISRAEL GREISS, and MAURICE VALENTATEN, hereinefter referred to as "ASSIGNORS", have invented certain new and useful improvements as described and set forth in the below-identified application for United States Letters

Title of Invention: INTEGRATED DIGITAL BIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL POPORY

Date of Execution: April 29, 1992 Filing Date: January 18, 1990

Serial No.: 07/467,148;

WHEREAS, National Semiconductor Corporation, a corporation of the State of Delaware, 2900 Semiconductor Drive, Santa Clara, CA 95052-8090, hereinafter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same;

HOW, THEREFORE, TO ALL WHOM IT MAY CONCERN: Be it known that, for and in consideration of the sum of One Dollar (\$1.00) lawful money paid to Assignors by Assignee, receipt of which is hereby acknowledged, Assignors has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the said invention, said application for United States Letters Patent, and any Letters Patent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renewals, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this assignment and transfer not been made, to the full end and term of any Letters Patent.

Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee lawfully may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to vest title thereto in said Assignee, or Assignee's successors and assigns.

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated

A. Intrater

1. Kul

STATE OF ISRAEL COUNTY OF TEL AVIV

On this 29 day of April ., in the year of 1992, before me, the undersigned notery public, personally appeared the above named essignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



	'IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.'
	HOSHE DORON
•.	STATE OF ISRAEL )
	COUNTY OF TEL AVIV
•	
	On this 29 day of APTI, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.
	1. 701 Mel
•	Hotery Public
	שמואל קול * Samuel Kol
	SAMUEL KOL)
	To the second se
	THE NOT
•	IN TESTIMONY DHEREOF Assistant has been been been been been been been bee
•	IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.
	GIDEON INTRATER
	STATE OF ISRABL
	COUNTY OF TEL, AVIV
	On this 29 day of April in the year of 1992, before me, the undersigned notary public, personally appeared the above-named essignor, known to me (or proved to me on the basis of sethnowledged that he executed the same.
	, Mol
	אל קול (שמואל אל Samuel Kol
	O SYMOST KOL S
	IN TESTIMONY WHEREOF, ASSISTANT has become
	IN TESTIMONY WHEREOF, Assignor has hereun to signed his name to this assignment on the dates indicated below.
	On the dates indicated below.
	STATE OF ISRAEL ,
	COUNTY OF TEL AVIV
	0 1942 20 4 4 Appl 3
:	On this 29 day of April . In the year of 1992, before me, the undersigned notery public, personally appeared the above-named assignor, known to me (or proved to me on the basis of acknowledged that he executed the same.
- 1	
į.	Notary Public
- 1	Samuel Kol
} ·	אל קול (אמואל קול SAMUEL KOL) ב (SAMUEL KOL)
1	
1	THE WOLLD
<b>F</b>	
F	

IN TESTIMONY MHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

STATE OF ISRAEL

COUNTY OF TEL AVIV

ss.

On this 29 day of April in the year of 1992 before me, the undersigned notery satisfication and the same is subscribed to me on the basis of scknowledged that he executed the same,

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated the same of the parameters of the present the same of the parameters of the parameters of the parameters of the parameters of the undersigned notery and the parameters of the same of the parameters of the same of the parameters of the same of the parameters of the parameters of the subscribed to the within instrument, and the parameters of the same of the parameters of the subscribed to the within instrument, and the parameters of the same of the parameters of the subscribed to the within instrument, and the parameters of the same.

PATERT & THANK MARK OFFICE

JUL -1 92

שמואל קול

Notery Public

Samuel Kol

09/234,427 <u>PATENT</u>

### **EXHIBIT 11**

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU

WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

REQUEST TO ENTER SUPPLEMENTAL AMENDMENT FILED SEPTEMBER 9, 2002

Commissioner for Patents Washington, D.C. 20231

### Dear Sir:

- 1. On August 28, 2002, applicants' attorney filed a Supplemental Amendment (copy attached as Exhibit A) responding to the Office Action mailed May 31, 2002 (Paper No. 6). Included with the Supplemental Amendment was a hard copy of a data sheet labeled Appendix A (copy attached as Exhibit B), a microfiche of the data sheet labeled Appendix A (copy attached as Exhibit C), a 3.73(b) statement executed by John M. Clark, III with copies of assignments referred to in the 3.73(b) statement as recorded in the U.S. Patent and Trademark Office at Reel 5262, Frame 0743 and Reel 6184, Frame 0772 (copies attached as Exhibit D), a transmittal form with an executed certificate of mailing directed to Box Non-Fee Amendment (copy attached as Exhibit E), and a return receipt postcard (copy attached as Exhibit F).
  - 2. On September 9, 2002, applicants' attorney received the return receipt postcard showing receipt by U.S. Patent and Trademark Office on September 3, 2002 (copy attached as Exhibit G).

3. On January 13, 2003, Examiner Daniel Pan called to report that he had conducted a search for the Supplemental Amendment, but that the Supplemental Amendment had not been found. Examiner Pan advised applicants' attorney to resubmit all documents. As a result, applicant hereby resubmits the Supplemental Amendment and supporting documents.

By:\_

Dated: 1-29-03

Mark C. Pickering Registration No. 36,239

Respectfully submitted

Attorney for Assignee

30 Fifth Street, Suite 200

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

### **EXHIBIT A**

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

SUPPLEMENTAL AMENDMENT (TO OFFICE ACTION DATED MAY 31, 2002)

**CERTIFICATE OF MAILING** 

PROCESSOR/GENERAL PURPOSE CPW hereby certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, in an envelope,

addressed to box Non-Fee Ama, Commissioner for Patents,

Washington D.C. 20231-9999 on August, 28,

Commissioner for Patents Washington, D.C. 20231

08-28-02

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the aboveidentified application as follows:

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

A data processing system comprising: (Amended) 18.


a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

### EXHIBIT B





... J.L ...

ADVANCED INFORMATION

1990 yrennet

+ timb

NS32FX16-15/NS32FX16-25/NS32FX16-25 High Performance FAX Processor

### General Description

the NS32CG16 compatible CPU Core, a 384-Byte Memory Array, a FAX Accelerator Module and a Bus and 7200 bps), V.27 (4500 bps and 2400 bps), and V.21. The NS32FX16 incorporates four main modules: required for a stand-sione FAX system, a PC add-in FAX/Data modem card or a Laser/FAX system. The performs all the computations and control functions Modems, Voice Mail systems and Laser Printers. It Group 2 and Group 3 Facsimile applications, Dala Embedded System Processor e that is optimized for NS32FX16 can execute, in real time, V.29 (9600 bps The NS32FX16 is a high-performance 32-bit


The CPU Core incorporates a full 32-bit ALU and 32-bif internal data bus. This processor also supports a 16-bit external data Mbyte linear address space, a 16-bit external data Interface Unit.

operations on complex variables and is optimized for Modern applications. It is designed to enhance bus and an 8 byte prefetch queue. The FAX Accelerator Module (FAM) executes vector (DSP) primitives while preserving the CPU cores performance on modem Digital Signal Processing The vector

Bus. It is reated as a memory mapped I/O device. Memory Array. The 384-byte Memory Array is a shared resource and is usable by both the FAM and the CPU order to save bus bandwidth, the FAM stores the module reduces the load of the main processor this module via a set of memory mapped registers. The occupying a reserved memory space. The CPU controls filters and other DSP primitives. coefficients of the various filters in an internal 384-byte felching operands using its own address generalor. In The FAM is attached to the CPU core via the Internal VO

Besides the highly efficient architecture and addition of the FAM, the NS32FX16 supports all NS32CG16 Instructions including (1) PP operations and other special graphic institutions. These graphic enhancements can be used to support Postscript = applications such as printers and case! NS32CG16 Instructions including graphic enhancements like BirBLT (Bit-sligned BLock Transler) FAX machines.

Leaded Chip Carrier (PLCC) package The microprocessor is packed in a 68-pin Plastic



Features

32 bit architecture and implementation

Operating frequency 15, 20, and 25 Me tz Binary compatible with the Series 32000 • family

Floating point support via the NS32081 or tho

- Special support for graphics applications On-chip FAX Accelerator Module for DSP support 16. Nuylo linear addressing space
- Interface to an external BilOLT processing units Efficient lonis & pattern handling 18 graphics instructions

Double-metal CMOS technology 68 pin PLCC package

Power save mode NS32381

On-chip clock generator

384-byte on-chip IVAM array for that color Billil T operations

Contacted to a try tribute of Adula System Int Embedded System Processor ©, Sanes 12000 © and TRI-STATE © are registered usdemarks of Nebonal Sameconductor Corporation

H Jugge Cadord 140 Page 8 H J J J J Callet De

### **EXHIBIT C**

### **EXHIBIT D**

PTO/SB/96 (2-98)
Approved for use through 09/30/2000. OMB 0651-0031
Patent and Tradamark Office; U.S. DEPARTMENT OF COMMERCE
Patent and Tradamark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### STATEMENT UNDER 37 CFR 3.73(b)

Applicant: Amos Intrater et al.
Filed: January 20, 1999
Application No.: <u>09/254,427</u>
Entitled: Integrated Digital Signal Processor/General Purpose CPU With Shared Internal Memory
National Semiconductor Corporation , a corporation
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that it is:
1.  the assignee of the entire right, title, and interest; or
2. an assignee of an undivided part interest
in the patent application identified above by virtue of either:
A. [/] An assignment from the inventor(s) of the patent application identified above. The assignment was recorded in the Patent
$\frac{6184}{\text{OR}}$ , Frame $\frac{0772}{\text{OR}}$ , or for which a copy thereof is attached.
B. [ ] A chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:
1. From:To:To:
The document was recorded in the Patent and Trademark Office at  Reel, Frame, or for which a copy thereof is attached.
2. From: To:
The document was recorded in the Patent and Trademark Office at  Reel, Frame, or for which a copy thereof is attached.
3. From:
The document was recorded in the Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.
[ ] Additional documents in the chain of title are listed on a supplemental sheet.
[ ] Copies of assignments or other documents in the chain of title are attached.
The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee.
Date Signature
Date
John M. Clark, III  Typed or printed name
Sr. Vice President, General Counsel Title

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the am of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

### **EXHIBIT E**

PTO/SB/21 (08-00)

Please type a plus sign (+) inside this box --> [+]

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM  (to be used for all correspondence after initial filing)			ation Number	09/234,427	
			Date	January 20, 1999	
			lamed Inventor	Amos Intrater et al.	
			Art Unit	2183	
			Examiner Name D. Pan		
Total Number of Pages In This Submission	8	Attorne	y Docket Number	100-14299 (P01469-R1)	
	ENCLO	OSURES (check all that apply)			
Fee Transmittal Form		Assignment Papers (for an Application)		After Allowance Communication to Group	
Fee Attached	☐ Drawing(s)			Appeal Communication to Board of Appeals and Interferences	
Supplemental Amendment/Response to Paper No. 6	Licensing-related Papers		d Papers	Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)	
After Final (Response)	Petition Routing Slip (PTO/SB/69) and Accompanying Petition		Slip (PTO/SB/69) ing Petition	Proprietary Information	
Affidavits/declaration(s)	Petition to Convert to a Provisional Application		ert to a ication	Status Inquiry	
Extension of Time Request	Power of Attorney, Revocation Change of Correspondence Address		y, Revocation spondence Address	Other Enclosure(s) (please identify below):	
Express Abandonment Request	☐ Terminal Disclaimer ☐ Request for Refund			Return Receipt Postcard Certificate of Mailing Microfiche data sheet labeled	
☐ Information Disclosure Statement	CD, Number of CD(s)		CD(s)	Appendix A Hard copy of data sheet labeled Appendix A 3.73 (b) statement (with copies of assignments)	
Certified Copy of Priority Document(s)	Rema	Remarks  Please charge any necessary fees or credit over Deposit Account No. 502305. A duplicate copy transmittal is attached for this purpose.		cessary fees or credit overpayment to	
Response to Missing Parts/ Incomplete Application			Wallomittal 15 attache	u tor una purpose.	
Response to Missing Parts under 37 CFR 1.52 or 1.53					
SIGNAT	URE OF	APPLICA	ANT, ATTORNEY, OF	RAGENT	
Firm or Individual name  Mark C. Pickering, Reg. No. 36,239					
Signature Wull, Füll					
Date August 28, 2002					
CERTIFICATE OF MAILING					
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Box Non-Fee Amendment, Commissioner for Patents, Washington, D.C. 20231 on this date: August 28, 2002					
Typed or printed name Robin L. King					
Signature					

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer; U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

### EXHIBIT F

U.S. DEPARTMENT OF COMMERCE PATENT OFFICE WASHINGTON, D.C. 20231



Law Offices of Mark C. Pickering P.O. Box 300 Petaluma, CA 94953-0300

Patent Appin. No. 09/234, 427 In the Matter of the Application of: Amos Intratitle: Integrated Digital Signal Date Mailed: 08-28-02 The following has been received in the U.S. Patent and Trademark Of	
Transmittal Letter Patent Application	Request For:  Status Inquiry Certificate of Mailing Express Mail Certificate No. Certificate under §3.73(b) (Copies of Assignments) Certificate of Correction (PTO Form 1050) Issue Fee Transmittal Fee Transmittal Petition for  Other: Microfiche Copy of Nata Sheet labeled Hopenaix A  HARA Copy of Natasheet Labeled Hopenaix A

09/234,427 Request to Enter Supplemental Amendment filed September 9, 2002

## **EXHIBIT G**



Patent Appin. No. 09/234, 427 In the Matter of the Application of: Amas Intra- Title: Integrated Digital Signal Date Mailed: 08-28-02 The following has been received in the U.S. Patent and Trademark O	File No. 100-14299 By: MCP  For et al.  Al PROCESSOR/General  Due Date: 08-31-02  Office on the date stamped hereon:
Transmittal Letter Patent Application pgs. specification including Claims and Abstract) Transmittal Letter patent Application pgs. specification including Claims and Abstract) Transmittal Country Sheets Total Cornel SEP 3 1000 SEP	Request For:  Status Inquiry  Certificate of Mailing  Express Mail Certificate No.

09/234,427 <u>PATENT</u>

## **EXHIBIT 12**



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/234,427	01/20/1999	AMOS INTRATER	NSC8 8400 100-14299	6107
33402	7590 02/05/2003	CV DD N I C	<del></del>	
	CES OF MARK C. PI	CKERING	EXAM	INER
P.O. BOX 30			PAN, DA	NIEL H
PETALUMA	, CA 94953		•	
		ושובנהובוועונדו)	ART UNIT	PAPER NUMBER
		l U	2183	
		FEB 1 0 2003	DATE MAILED: 02/05/2003	3
				•

Please find below and/or attached an Office communication concerning this application or proceeding.




	Application No. 09/234,427	Applicant(s)	Intrater	et al.
Interview Summary	Examiner Pan		Art Unit 2183	
All participants (applicant, applicant's representative,	PTO personnel):			
(1) <i>Pan</i>	(3)			
(2) Robin King	(4)	·		
Date of Interview Feb 3, 2003				
Type: a) ☑ Telephonic b) ☐ Video Conference c) ☐ Personal [copy is given to 1) ☐ applie		epresentative]		
Exhibit shown or demonstration conducted: d)  Ye	es e)⊠ No. If yes, b	rief descriptio	in:	· · · · · · · · · · · · · · · · · · ·
Claim(s) discussed: <i>None</i> Identification of prior art discussed: none				
Agreement with respect to the claims f) was real Substance of Interview including description of the grany other comments:  The copy of the Supplemental Amendment and a magnetic state.	eneral nature of what was	s agreed to if 28,2002 cou	an agreemer	und in the file
wrapper, and there is not official entry of the paper of Therefore, applicant is suggested to file a backup co				
Official Receipt, if any, so the paper and the microfic				
and the microfiche have been received on Feb. 03,		<del></del>		
the paper and the microfiche by examiner on the san course.	ne day. A proper Office A		orovided to a	ррисант ни ойе
(A fuller description, if necessary, and a copy of the allowable, if available, must be attached. Also, whe available, a summary thereof must be attached.)				
i) It is not necessary for applicant to provide a	a separate record of the s	ubstance of t	he interview	(if box is checked).
Jnless the paragraph above has been checked, THE NCLUDE THE SUBSTANCE OF THE INTERVIEW. (S already been filed, APPLICANT IS GIVEN ONE MONT SUBSTANCE OF THE INTERVIEW. See Summary of	see MPEP section 713.04) TH FROM THIS INTERVIEN	. If a reply to W DATE TO F	the last Off	ice action has EMENT OF THE

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

Examiner's signature, if required

09/234,427 <u>PATENT</u>

### **EXHIBIT 13**



on sollamelicher Behand Production of the property of the production of IPZ Frank - Flugi



US

ES Form 2865, February 1997 AVIS de réception (COOT (OIG CS) igléset aidt to muter entroi aserba entratablich iup, tuelbedzet ist nichtes entr Siva Ineserd ub lovner et nuce esserba nos areuplich iup, tuelbedzet iag illomer A

noiny in I

(Registered, Insured, Recorded Delivery, Express Ma Heturn Receipt for International M

usenud Insyoyani Evsi

iqləsər Ub eydmil

09/234,427 <u>PATENT</u>

## **EXHIBIT 14**



Yahoo! - Email - Addres

Welcome, Guest User

Create My Li

## Yahoo! People Search

Sorry, no people match the email search criteria you entered.

#### We recommend 3 options:

- 1. Try your search again (see tips below)
- 2. Find Maurice Valentaten at Yahoo! Search
- 3. (see box at right)

#### Search tips:

- Check for correct spelling in all search fields including City and State abbreviation.
- Broaden your search by using fewer search fields.
- Use the wildcard character ("\*"). For example typing "D\*" as your first name search criteria will return people whose first names begin with "D".

It is also possible that the person you are looking for does not have a email listing in Yahoo! People Search.

Copyright © 2003 Yahoo! Inc. All rights reserved. Privacy Policy - Terms of Service - Copyright Policy

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.